Gateway processing

ABSTRACT

A gateway for use in a computing system to interface a host with the subsystem for acting as a work accelerator to the host, the gateway having an streaming engine for controlling the streaming of batches of data into and out of the gateway in response to pre-compiled data exchange synchronisation points attained by the subsystem, wherein the streaming of batches of data is selectively via at least one of an accelerator interface, a data connection interface, a gateway interface and an memory interface, wherein the streaming engine is configured to perform data preparation processing of the batches of data streamed into the gateway prior to said batches of data being streamed out of the gateway, wherein the data preparation processing comprises at least one of: data augmentation; decompression; and decryption.

CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is a continuation of U.S. patent application Ser. No. 16/460,666, filed Jul. 2, 2019, which claims the priority benefit of United Kingdom Patent Application 1904634.1 filed Apr. 2, 2019, and United Kingdom Patent Application No. 1811016.3 filed Jul. 4, 2018, the disclosures of which are incorporated herein by reference in their entireties.

TECHNICAL FIELD

The present disclosure relates to a gateway for use in a computer system to interface a host with a subsystem for acting as a work accelerator, and in particular to the provision and preparation of data.

BACKGROUND

In the context of processing data for complex or high volume applications, a work accelerator may be a subsystem to which processing of certain data is offloaded from a host system. Such a work accelerator may have a specialised hardware for performing specific types of processing.

As an example, one area of computing in which such a specialised accelerator subsystem may be of use is found in machine intelligence, As will be familiar to those skilled in the art of machine intelligence, a machine intelligence algorithm is based around performing iterative updates to a “knowledge model”, which can be represented by a graph of multiple interconnected nodes. The implementation of each node involves the processing of data, and the interconnections of the graph correspond to data to be exchanged between the nodes. Typically, at least some of the processing of each node can be carried out independently of some or all others of the nodes in the graph, and therefore large graphs expose great opportunities for multi-threading. Therefore, a work accelerator specialised for machine intelligence applications may comprise a large degree of multi-threading. One form of parallelism can be achieved by means of a processor comprising an arrangement of multiple tiles on the same chip (i.e. same die), each tile comprising its own separate respective processing unit and memory (including program memory and data memory). Thus separate portions of program code can be run in parallel on different ones of the tiles. The tiles are connected together via an on-chip interconnect which enables data to be exchanged between them. Such an accelerator may function as a subsystem for a host system to perform parallel processing of data sets provided to it.

In general, there may exist dependencies between the portions of a program running on different tiles. A technique is, therefore required to prevent a piece of code on one tile running ahead of data upon which it is dependent being made available by another piece of code on another tile. There are a number of possible schemes for achieving this, one of which is described here by way of example, ‘BSP’, bulk synchronous parallel. According to BSP, each tile performs a compute phase and an exchange phase in an alternating cycle. During the compute phase each tile performs one or more computation tasks locally on tile, but does not communicate any results of its computations with any others of the tiles. In the exchange phase each tile is allowed to exchange one or more results of the computations from the preceding compute phase to and/or from one or more others of the tiles in the group, but does not yet proceed to the next compute phase. Further, according to the BSP principle, a barrier synchronization is placed at the juncture transitioning from the compute phase into the exchange phase, or transitioning from the exchange phase into the compute phase, or both. That is to say, either: (a) all tiles are required to complete their respective compute phases before any in the group is allowed to proceed to the next exchange phase, or (b) all tiles in the group are required to complete their respective exchange phases before any tile in the group is allowed to proceed to the next compute phase, or (c) both. In some scenarios, a tile performing computation may be allowed to communicate with other system resources such as a network card or storage disk, as long as no communication with other tiles in the group is involved.

During an exchange phase, data exchange may not only take place internally (i.e. between tiles) within an accelerator, but in some circumstances may be required to take place between an accelerator and external storage, e.g. a host system. When a subsystem acts as a work accelerator, it is configured to process data sets provided to it (e.g. from a host system). The data sets should be prepared such that they are available for processing by the accelerator at an appropriate precompiled data exchange synchronisation point, which may represent a barrier synchronisation.

When scaling subsystems by connecting them together directly or indirectly a problem may occur, which is that the resources available for fetching the data from storage and delivering it to work accelerators may be exceeded. For example, preparing and storing all of this data at a host machine to then deliver the data to the accelerator subsystem may exceed the storage and processing capacity of the host system. Furthermore, preparing and storing all of this data at such an external storage may present a security risk.

SUMMARY OF HE INVENTION

The present invention uses the concept of a gateway which can be used to provide data to the accelerators from external storage and thus interconnect them to scale a subsystem acting as a work accelerator. The accelerator receives the data from the gateway in an exchange phase and computes the data in a following compute phase. In some forms of the gateway, the gateway itself is an active processor of data and autonomously manages its data flows. The gateway acts as an intermediary between external storage and one or more accelerators. The gateway has a local memory for temporarily storing data for delivery to the accelerator from the external storage.

The gateway is configured to perform data preparation operations on data it receives for delivery to one or more accelerators. The gateway is configured to interpret and modify the data for use by the one or more accelerators. The data preparation operations may be performed by software running on the gateway, by specialised hardware of the gateway or by a combination of such software and hardware.

According to a first aspect, there is provided a gateway for use in a computing system to interface a host with the subsystem for acting as a work accelerator to the host, the gateway having: an accelerator interface for connection to the subsystem to enable transfer of batches of data between the subsystem and the gateway; a data connection interface for connection to external storage for exchanging data between the gateway and storage; a gateway interface for connection to at least one second gateway; a memory interface connected to a local memory associated with the gateway; and a streaming engine for controlling the streaming of batches of data into and out of the gateway in response to pre-compiled data exchange synchronisation points attained by the subsystem, wherein the streaming of batches of data are selectively via at least one of the accelerator interface, data connection interface, gateway interface and memory interface, wherein the streaming engine is configured to perform data preparation processing of the batches of data streamed into the gateway prior to said batches of data being streamed out of the gateway, wherein the data preparation processing comprises at least one of: data augmentation; decompression; and decryption.

In some embodiments, the streaming engine comprises at least one processor configured to perform the data preparation processing.

In some embodiments, the at least one processor is configured to execute computer-readable instructions stored in a memory of the gateway to perform at least some of the data preparation processing.

In some embodiments, the data preparation processing comprises at least one of: data augmentation; decompression; and decoding.

In some embodiments, the external storage is at least one of: a host; and a remote storage.

In some embodiments, the performing data preparation processing of the batches of data comprises performing data preparation processing of data received from the external storage prior to said data being provided by the gateway to the subsystem.

In some embodiments, the performing data preparation processing of the batches of data comprises performing preparation processing of data streamed into the gateway prior to said data being provided by the gateway to the at least one second gateway.

In some embodiments, the performing data preparation processing of the batches of data comprises performing preparation processing of data received from the at least one second gateway prior to said data being streamed out of the gateway.

In some embodiments, the streaming engine is configured to: process a set of data received at the gateway to produce a plurality of sets of data; apply data preparation operations to each of the plurality of sets of data with different settings applied for different ones of the plurality of sets of data to produce a plurality of prepared sets of data; and cause each of the plurality of prepared sets of data to be transferred to a different one of a plurality of subsystems for acting as work accelerators to the host.

In some embodiments, the processing the set of data received at the gateway to produce the plurality of sets of data comprises at least one of: replicating the received set of data, wherein each of at least some of the plurality of sets of data is a copy of the received set of data; and sharding the received set of data, wherein each of at least some of the plurality of sets of data is a subset of the received set of data.

In some embodiments, wherein the accelerator interface is configured to connect the gateway to at least some of the plurality of subsystems to enable transfer of batches of data between the gateway and the at least some of the plurality of subsystems, wherein the causing each of the plurality of prepared sets of data to be transferred to different ones of the plurality of subsystems comprises providing at least one of the prepared sets of data to the accelerator interface to be transferred to the at least some of the plurality of subsystems.

In some embodiments, the causing of each of the plurality of prepared sets of data to be transferred to different ones of the plurality of subsystems comprises providing at least one of the prepared sets of data to the gateway interface to be transferred to the at least one second gateway, the at least one second gateway being configured to interface with at least one of the plurality of subsystems.

In some embodiments, applying the data preparation operations with different settings applied comprises applying different types of data augmentation.

In some embodiments, applying the data preparation operations with different setting applied comprises applying the same type of data augmentation with different parameters for the augmentation.

In some embodiments, the streaming engine comprises at least one hardware module configured to perform at least some of the data preparation processing of the data.

In some embodiments, the at least one hardware module comprises a plurality of hardware modules each of which is configured to perform a different type of data preparation processing.

In some embodiments, the at least one hardware module comprises at least one field gate programmable array configured to perform the data preparation processing of the data.

In some embodiments, the gateway comprises a processor configured to execute computer-readable instructions stored in a memory of the gateway to provide a runtime support configured to program the at least one field programmable gate array to add data preparation operations to be performed by the at least one field programmable gate array.

According to a second aspect, there is provided a method of interfacing a gateway with a subsystem for acting as a work accelerator for a host system, the gateway comprising: an accelerator interface for connection to the subsystem to enable transfer of batches of data between the subsystem and the gateway; a data connection interface for connection to external storage for exchanging data between the gateway and storage; a gateway interface for connection to at least one second gateway; a memory interface connected to a local memory associated with the gateway, the method comprising: controlling the streaming of batches of data into and out of the gateway in response to pre-compiled data exchange synchronisation points attained by the subsystem, wherein the streaming of batches of data is selectively via at least one of the accelerator interface, data connection interface, gateway interface and memory interface; and performing data preparation processing of the batches of data streamed into the gateway prior to said batches of data being streamed out of the gateway, wherein the data preparation processing comprises at least one of: data augmentation; decompression; and decryption.

In some embodiments, the data preparation processing is performed by at least one processor of a streaming engine of the gateway.

In some embodiments, the at least one processor is configured to execute computer-readable instructions stored in a memory of the gateway to perform at least some of the data preparation processing.

In some embodiments, the data preparation processing comprises at least one of: data augmentation; decompression; and decoding.

In some embodiments, the external storage is at least one of: a host; and a remote storage.

In some embodiments, the performing data preparation processing of the batches of data comprises performing data preparation processing of data received from the external storage prior to said data being provided by the gateway to the subsystem.

In some embodiments, the performing data preparation processing of the batches of data comprises performing preparation processing of data streamed into the gateway prior to said data being provided by the gateway to the at least one second gateway.

In some embodiments, the performing data preparation processing of the batches of data comprises performing preparation processing of data received from the at least one second gateway prior to said data being streamed out of the gateway.

In some embodiments, the method comprises: processing a set of data received at the gateway to produce a plurality of sets of data; applying data preparation operations to each of the plurality of sets of data with different settings applied for different ones of the plurality of sets of data to produce a plurality of prepared sets of data; and causing each of the plurality of prepared sets of data to be transferred to a different one of a plurality of subsystems for acting as work accelerators to the host.

In some embodiments, the processing the set of data received at the gateway to produce the plurality of sets of data comprises at least one of: replicating the received set of data, wherein each of at least some of the plurality of sets of data is a copy of the received set of data; and sharding the received set of data, wherein each of at least some of the plurality of sets of data is a subset of the received set of data.

In some embodiments, wherein the accelerator interface is configured to connect the gateway to at least some of the plurality of subsystems to enable transfer of batches of data between the gateway and the at least some of the plurality of subsystems, wherein the causing each of the plurality of prepared sets of data to be transferred to different ones of the plurality of subsystems comprises providing at least one of the prepared sets of data to the accelerator interface to be transferred to the at least some of the plurality of subsystems.

In some embodiments, the causing of each of the plurality of prepared sets of data to be transferred to different ones of the plurality of subsystems comprises providing at least one of the prepared sets of data to the gateway interface to be transferred to the at least one second gateway, the at least one second gateway being configured to interface with at least one of the plurality of subsystems.

In some embodiments, applying the data preparation operations with different settings applied comprises applying different types of data augmentation.

In some embodiments, applying the data preparation operations with different setting applied comprises applying the same type of data augmentation with different parameters for the augmentation.

In some embodiments, the streaming engine comprises at least one hardware module configured to perform at least some of the data preparation processing of the data.

In some embodiments, the at least one hardware module comprises a plurality of hardware modules each of which is configured to perform a different type of data preparation processing.

In some embodiments, the at least one hardware module comprises at least one field gate programmable array configured to perform the data preparation processing of the data.

In some embodiments, the gateway comprises a processor configured to execute computer-readable instructions stored in a memory of the gateway to provide a runtime support configured to program the at least one field programmable gate array to add data preparation operations to be performed by the at least one field programmable gate array.

According to a third aspect, there is provided a computer program comprising a set of computer readable instructions stored on a non-transitory or transitory media which when executed by a processor of a gateway causes the gateway to carry out the method of the second aspect.

BRIEF DESCRIPTION OF DRAWINGS

For a better understanding of the present invention and to show how the same may be carried into effect, reference will now be made by way of example to the accompanying Figures in which:

FIG. 1 is a schematic block diagram of a processor chip comprising multiple tiles;

FIG. 2 is a schematic illustration of a bulk synchronous parallel (BSP) computing model;

FIG. 3 is another schematic illustration of a BSP model;

FIG. 4 is a schematic illustration of the exchange of synchronisation requests acknowledgments between an accelerator and a gateway;

FIG. 5 is another schematic illustration of a system of multiple processor chips;

FIG. 6 schematically illustrates a program flow involving synchronisation with host;

FIG. 7 schematically illustrates a system including an accelerator, gateway, and host;

FIG. 8 is a schematic illustration of the different data paths through a gateway;

FIG. 9 schematically illustrates the aggregation of accelerators, and hosts using the gateways;

FIG. 10 is a schematic illustration of the data flow through a gateway;

FIG. 11 is a schematic illustration of a system including an accelerator, gateway, and host;

FIG. 12 is a schematic illustration of a machine including a plurality of accelerators and gateways;

FIG. 13 is a schematic illustration of a pod including a plurality of machines;

FIG. 14 illustrates an example method of deploying and computing data;

FIG. 15 is a schematic illustration of the exchange of sync requests and acknowledgments between three gateways;

FIG. 16 is a schematic illustration of pre-loading data into a gateway transfer memory to be pulled by the accelerator;

FIG. 17 illustrates a method of streaming data to the accelerator through the gateway where the gateway operates according to a pull model;

FIG. 18 is a schematic illustration of an example hardware module which is configured to perform data preparation operations on data received at a gateway; and

FIG. 19 is a schematic illustration of a system in which a data set is replicated and prepared with different settings being applied for the different replicated data sets.

DETAILED DESCRIPTION

Embodiments of the application relate to a gateway for interfacing a host with a subsystem for acting as a work accelerator to the host. The subsystem may be referred to as the “accelerator” throughout the description. The gateway enables the transfer of batches of data to the accelerator at precompiled data exchange synchronisation points obtained by the subsystem. Each of these pre-complied data exchange synchronisation points acts as barrier between a compute phase and an exchange phase of the subsystem.

The gateway is configured to receive data from an external storage and store it temporarily in gateway memory before the data is delivered to the accelerator at the synchronisation point. This data is transferred from the external storage the gateway memory by operations carried out by a memory management engine. The gateway stores a set of credits that incremented in response to completion the operations carried out by the memory management engine. Hence, the set of credits indicates the availability in gateway memory of any data that needs to be transferred to the accelerator, When the accelerator transmits a synchronisation request to the gateway at a data synchronisation point, the gateway will only acknowledge the request and transmit any data needed at the synchronisation point to the accelerator if the number of the credits is non-zero. Hence, if the gateway falls behind the accelerator in retrieving the data needed from external storage, the synchronisation acknowledgments will not be received at the accelerator and the accelerator will stall, thus preventing the accelerator from running ahead.

The following description explains various examples of the application in further detail. This application relates to a subsystem for acting as a work accelerator for a host system and to the combination of a plurality of such subsystems. The subsystems act as accelerators to perform predetermined processing steps on data sets (work) allocated by a host which is running a process requiring large amounts of data to be subject to mainly repetitive processing. Each subsystem may be a so called intelligence processing unit (IPU) or any class of accelerator (XPU). The techniques described herein can be used with the IPUs described in our earlier U.S. application Ser. No. 15/885,925, the contents of which are herein incorporated by reference, but also can be applied to any accelerator. As will be described in more detail, several accelerators may be combined to form an accelerator machine or appliance. Several accelerator appliances may be combined in a chassis. Multiple chassis may be organised in groups, which can be arranged in a rack. The resulting combinations of accelerators can yield a system with a large amount of processing power for performing parallel operations. This is particularly useful for implementing neural network processing in artificial intelligence applications. The principles laid out here can potentially be used to scale beyond a single rack as well.

The application relates to a novel gateway which has a number of advantages in improving the effectiveness of such accelerators. The gateway(s) allow the disaggregation of the accelerators from the one or more host systems which provide the data sets for processing by the accelerators. This has several advantages. Firstly, it allows the number of accelerators per host to be user configurable and to be increased beyond the physical capacity of a host. Secondly, it allows the accelerator I/O to be decoupled from a host, enabling IO capacity to scale as a function of the number of accelerators. Thirdly the disaggregation enables multiple hosts to use a set of accelerator resources which are allocated and grouped on demand to the hosts through a well-defined API that supports lifecycle management of these resources and associated hosts.

Each accelerator may be a single chip processor. FIG. 1 shows a single chip processor 2, i.e. a single die, comprising an array 6 of multiple processor tiles 4 and an on-chip interconnect 34 connecting between the tiles 4. The processor tiles 4 may collectively perform calculations for one or more AI models. The chip 2 may be implemented alone on its own single-chip integrated circuit package, or as one of multiple dies packaged in the same IC package. The on-chip interconnect may also be referred to herein as the “exchange fabric” 34 as it enables the tiles 4 to exchange data with one another. Each tile 4 is a processing unit capable of executing instructions (code) from a local instruction memory and handling data in local data memory. A tile 4 may comprise a respective instance of a barrel-threaded processing unit 10 and a memory 11. For instance, by way of illustration the chip 2 may comprise of the order of hundreds of tiles 4, or even over a thousand. For completeness, note also that an “array” as referred to herein does not necessarily imply any particular number of dimensions or physical layout of the tiles 4.

Each chip 2 also comprises one or more external links 8, enabling the chip 2 to be connected to one or more other, external processors on different chips (e.g. one or more other instances of the same chip 2). These external links 8 may act as chip-to-chip links for connecting together with one or more other instances of the chip 2 on the same IC package or card, or on different cards. Multiple instances of the chip 2 can be connected together into cards by chip-to-chip links (as shown in FIG. 12 described later). The chip also has a connector 9 which connects the chip to a gateway, which is described in detail later. Note that not all accelerators need to have a gateway connector 9, but at least some do for the purposes described herein. In one example arrangement, the chip 2 receives work from the gateway allocated by a host, in the form of input data to be processed by the chip 2. Note that references to the host may instead imply a reference to an off chip storage system such as network attached storage (NAS). The gateway enables data from a host or NAS to be provided to one or more accelerators, which are designed as a single chip processor 2 or as multiple single chip processors 2, possibly arranged on multiple interconnected cards. The gateway enables relay and disaggregation between accelerator and hosts as detailed later.

The interconnect 34 is configured to enable the different processor tiles 4 in the array 6 to communicate with one another on-chip 2. In the IPU described in our earlier patent applications, communication between tiles 4 on the accelerator 2 occurs in a time deterministic fashion. However, other forms of inter tile exchange are possible. There may be dependencies between the portions of the program running on different tiles 4 in the array 6. That is, processing data on one tile may depend on results from another tile, e.g. may provide results on which another tile depends. A technique is therefore required to prevent a piece of code on one tile 4 running ahead of data upon which it is dependent being made available by another piece of code on another tile 4.

Parallel programming models for AI and Data Science usually follows a 3-phase iterative execution model: Compute, Barrier, and Exchange. The implications are that data transfer to and from an accelerator is usually barrier dependent to provide data-consistency between the accelerators and between each accelerator and the host. Typically used data consistency models are Bulk Synchronous Parallel (BSP), Stale Synchronous Parallel (SSP) and Asynchronous.

In SSP, the faster worker thread of a plurality of worker threads is allowed to run ahead of the slowest worker thread by a number of clock cycles. A worker thread is able to see updates made to a shared parameter having a range of time stamps. For example, a worker at clock t is able to see all updates from workers up to those updates that are timestamped at t−Δ. BSP is a special case where Δ=0 and therefore the workers may not run ahead of each other.

In the Asynchronous data consistency model, the shared parameters may be read and/or written to at any time.

Embodiments of the invention described herein use a BSP model, but it will be apparent that the other data consistency models could be utilised as an alternative.

Reference is made to FIGS. 2 and 3 , which illustrate an implementation of a BSP exchange scheme in which each tile 4 performs a compute phase 33 and an exchange phase 32 in an alternating cycle, separated from one to the other by a barrier synchronization 30 between tiles. In the case illustrated by FIGS. 2 and 3 , a barrier synchronization is placed between each compute phase 33 and the following exchange phase 32. During the compute phase 33, each tile 4 performs one or more computation tasks locally on-tile, but does not communicate any results of these computations with any others of the tiles 4. In the exchange phase 32, each tile 4 is allowed to exchange one or more results of the computations from the preceding compute phase to and/or from one or more others of the tiles but does not perform any new computations until it has received from other tiles 4 any data on which its task(s) has/have dependency. Neither does it send to any other tile, any data except that computed in the preceding compute phase. It is not excluded that other operations such as internal control-related operations may be performed in the exchange phase. Note also that a tile 4 performing computation may be allowed during the compute phase 33 to communicate with the gateway which is external to the array of tiles 4 being synchronized as long as this does not involve communication with other tiles 4 within the group being synchronized. The communication external to the tile group may optionally utilise the BSP mechanism, but alternatively may not utilize BSP and may instead use some other synchronization mechanism of its own.

According to the BSP principle, a barrier synchronization 30 is placed at the juncture transitioning from the compute phase 33 into the exchange phase 32, or the juncture transitioning from the exchange phase 32 into the compute phase 33, or both. That is to say, either: (a) all tiles 4 are required to complete their respective compute phases 33 before any in the group is allowed to proceed to the next exchange phase 32, or (b) all tiles 4 in the group are required to complete their respective exchange phases 32 before any tile in the group is allowed to proceed to the next compute phase 33, or (c) both of these conditions are enforced. In all three variants, it is the individual processors which alternate between phases, and the whole assembly which synchronizes. The sequence of exchange and compute phases may then repeat over multiple repetitions. In BSP terminology, each repetition of exchange phase and compute phase is sometimes referred to as a “superstep” (though note that in the literature the terminology is not always used consistently: sometimes each individual exchange phase and compute phase individually is called a superstep, whereas elsewhere, as in the terminology adopted herein, the exchange and compute phases together are referred to as a superstep).

Note also, it is not excluded that multiple different independent groups of tiles 4 on the same chip 2 or different chips could each form a separate respective BSP group operating asynchronously with respect to one another, with the BSP cycle of compute, synchronize and exchange being imposed only within each given group, but each group doing so independently of the other groups. I.e. a multi-tile array 6 might include multiple internally synchronous groups each operating independently and asynchronously to the other such groups (discussed in more detail later). In some embodiments there is a hierarchical grouping of sync and exchange, as will be discussed in more detail later

FIG. 2 illustrates the BSP principle as implemented amongst a group 4i, 4ii, 4iii of some or all of the tiles in the array 6, in the case which imposes: (a) a barrier synchronization from compute phase 33 to exchange phase 32 (see above), Note that in this arrangement, some tiles 4 are allowed to begin computing 33 whilst some others are still exchanging.

According to embodiments disclosed herein, this type of BSP may be facilitated by incorporating additional, special, dedicated functionality into a machine code instruction for performing barrier synchronization, i.e. the sync instruction. The sync instruction may be executed on the processor of the tile, so as to start an exchange phase in which data is exchanged to cause synchronisation of data stored in memories of the tiles.

A sync instruction has an operand which defines the sync mode. One such mode is an intra-chip, inter-tile sync mode, which causes all tiles on a chip to reach a synchronisation barrier for data exchange. This is managed by a compiler when the instructions for each tile are compiled, as each tile is executed according to a pre-deterministic time based protocol determined at compile time.

As mentioned it is possible to combine several accelerators, e.g. IPUs, to produce an accelerator machine 161 having improved processing power compared to a single accelerator. Such an accelerator machine 161 is illustrated in FIG. 12 . The accelerator machine 161 comprises a plurality (in this example four) of accelerators 162 connected in an array with each accelerator connected to its neighbour by links 8. The machine 161 also comprises two gateways 163 that are configured to connect the machine 161 to one or more hosts (not shown). Each gateway 163 is connected to two of the four accelerators 162 via gateway links 9.

As will be explained in further detail, the gateways 163 are able to exchange data with their connected accelerators 162 in the exchange phase, following a data exchange synchronisation point. The data exchange synchronisation point is triggered as a result of the execution of the sync instructions that are part of the pre-compiled code running on the accelerators. At the start of the data exchange synchronisation point, a sync instruction may be executed on the processor of a tile. The execution of one or more sync instructions by one or more tiles of an accelerator 162 causes one or more sync requests to be issued by the one or more tiles. These sync requests are aggregated by the accelerator 162, which then issues an aggregated sync request to its associated gateway 163. The gateways may be connected to transmit synchronisation signals between them to enable synchronisation zones to be formed of multiple gateways and accelerators. One function of the synchronisation signals is to facilitate data exchange between the gateways 163 and the associated accelerators 162 in the exchange phase of a BSP model, but they have other non-data related applications. Each gateway 163 has a local memory and is configured to obtain (from the host, from remote storage, or from another gateway) and store data to be sent to the accelerators at a data exchange synchronisation point. The data is stored in the local memory in advance of a sync request from the accelerator 162 so that it is ready to be transferred to the accelerator. One function of the gateway is to supply requested data to the accelerator when the accelerator needs it. Data can be obtained by the gateway from the host or remote storage by different mechanisms as discussed later.

Each gateway 163 is also configured to exchange data with other gateways. A gateway 163 may distribute copies of data to be sent to the accelerators 162 to other gateways. These other gateways may then distribute data to the accelerators 162 to which they are connected. Therefore, the other gateways receiving the copies of the data need not independently obtain the data from storage (e.g. host or remote storage), thereby preventing redundant data from being retrieved from a storage by multiple gateways. This is described in more detail later. Furthermore, as will be described in more detail later, a gateway 163 is configured to enable a plurality of different types of data transfer. A gateway 163 is configured to exchange data with other gateways. A gateway 163 is configured to exchange data with one or more accelerators 162 to which it is coupled. A gateway 163 is configured to exchange data with one or more hosts (not shown).

Reference is made to FIG. 4 , which illustrates an example of how the sync request/acknowledgment mechanism works in the case that one or more tiles 53 of the accelerator 51 issue requests for synchronisation to the gateway 52.

The gateway 52 comprises a register 59 that comprises an indication of a sync zone for an upcoming synchronisation to be carried out. The register 59 may be implemented in a shared register block (SRB) in the gateway 52. Prior to a barrier synchronisation, a tile 53 of the accelerator 51 is configured to transmit an indication 32 of the sync zone to which it belongs for the upcoming synchronisation. Since many of the tiles 53 of the accelerator 51 may belong to the same sync zone, the compiler nominates a tile belonging to the particular sync zone for writing the indication 32. The sync zone indicates which tiles are to be involved in a synchronisation together. In some cases, a sync zone may only comprise tiles 53 on the same chip, in which case it is understood that a gateway is not involved. In other cases, a sync zone may be an external sync including tiles 53 on different chips. In some cases, a sync zone includes tiles on a different accelerator. In some cases, a sync zone includes the gateway's, host and/or remote storage.

Although the indication of the sync zone is here presented as being transmitted from the accelerator 51 to the gateway 52, in some other embodiments, the indication may be determined by the gateway 52 and stored in the register 59. The gateway 52 may make this determination autonomously on the basis of its pre-compiled code. In some other embodiments, the indication may be provided as part of the sync request 56 that is received from the accelerator 51, or part of the out of band (e.g. PCIe write) sync information provided before the sync request is asserted.

The data exchange synchronisation point is triggered as a result of the sync instructions pre-compiled in the code running on the tiles 53 of the accelerator 51. At the start of the data exchange synchronisation point, one or more sync instructions may be executed on the processors of one or more of the tiles 53. Each tile which executes a sync instruction transmits a sync request, which is received at sync logic 54 of the accelerator 51. The sync logic 54 aggregates these sync requests 55 and transmits the aggregated sync request 56 to the gateway 52.

The gateway 52 receives from the accelerator 51, the sync request 56, and may allow the synchronisation barrier to be passed. This involves transmitting a sync acknowledgment 57 to the accelerator 51 in response to the sync request 56. Allowing the synchronisation barrier to be passed causes the tiles 53 of the accelerator 51 to exchange data with each other and, in some circumstances, with the gateway 52 itself. The data exchange with the gateway 52 may involve data received at the gateway 52 from the host (not shown) being transferred to one or more tiles 53 of the accelerator 51. The data exchange with the gateway 52 may involve data received at the gateway 52 from another gateway (not shown) being transferred to one or more tiles of the accelerator 53. The data received from the other gateway may have originated from another accelerator. This is one mechanism by which data exchange between accelerators may be achieved via the gateways. The data received from the other gateway may have originated from another host. Another mechanism is through a facility of the gateways to enable one accelerator connected to a gateway to write directly to another accelerator connected to another gateway, via a fabric port between the gateways. To achieve this, all storage locations in each grouping of accelerators gateways (i.e. chassis/group/rack etc) form part of a single global address space.

The gateway 52 has three data exchange boundaries: (i) gateway-accelerator; (ii) gateway-external; and (iii) gateway-gateway. These have different requirements and therefore are managed by different protocols. However, they have to be co-ordinated such that accelerator 51 data is available in gateway memory when it is requested (i.e. on sync) by an accelerator 51, but that the gateway memory which stores data for the gateway 52 does not overflow.

As mentioned, prior to the synchronisation, an indication is stored in the register 59 as to the sync zone for a group of tiles 53 of the accelerator. In some embodiments, the write 50 to this register 59 is preferably made prior to the issuance of the sync request 56 to the gateway 52. Preferably, the tile would transmit the indication at the end of the previous exchange phase or at the beginning of the compute step preceding the exchange phase in which the corresponding synchronisation will take place. A separate write 50 to the register 59 is carried out for each synchronisation barrier. Upon receiving a sync request 56, the gateway 52 is configured to consume from the register 59, the indication corresponding to the sync request. The gateway 52 is configured to only transmit the acknowledgment 57 for the sync request to the accelerator 51 if an indication corresponding to the sync request 56 has been written to the register 59. In other words, the gateway 52 will only transmit the acknowledgment 57 for the sync request to the accelerator 51 if the value has been refreshed since the last barrier.

If there is a delay in the writing to the register 59 of the indication of the sync zone—because, for example, one or more tiles 53 of the accelerator are unable to determine their sync zone until the end of the compute phase—then the sync request may be received before the register is updated with the corresponding indication of the sync zone. In this case, the gateway 52 waits to transmit the acknowledgment 57 until the register 59 receives the corresponding indication of the sync zone. The system may, therefore, be subject to a small latency whilst waiting for the register 59 to be refreshed.

The gateway 52 uses the indication of the sync zone that is stored in the register 59 to generate and transmit the sync acknowledgment 57 to the correct tiles, chips and/or accelerators. For example, if the indication of the sync zone is that the sync zone includes the accelerator 51 and, additionally, a further accelerator (not shown), the gateway 52 transmits a sync acknowledgment to the accelerator 51 and to the further accelerator in response to receipt of the sync request. The gateway 52 may read the indication of the sync zone from the register 59 and in dependence on this indication, propagate the sync acknowledgment or request 57 accordingly.

The indication of the sync zone that is stored in the register 59 comprises an indication of whether or not data transfer from the gateway 52 itself is required as part of the synchronisation. This indication may be implicit from the indication of the sync zone stored in the register 59. If the gateway 52 determines that data transfer is required, the gateway 52 then applies a credit control mechanism to determine whether or not to allow the synchronisation barrier to be passed. If the gateway 52 determines that data transfer is not required, the gateway 52 transmits the sync acknowledgment 57 to the accelerator 51 without applying the credit control mechanism. For the credit control mechanism, if there are one or more of a first set of credits (referred to as ESP (exchange synchronisation point) credits) available in a storage (the Local Sync Barrier Module (LSBM), to be described later) of the gateway 52, then the gateway 52 is configured to allow the synchronisation barrier to be passed in response to receipt of the sync request 56 by transmitting the sync acknowledgment 57 to the accelerator 51 and transferring the data of the synchronisation to the accelerator 51 from gateway memory (not shown in FIG. 4 ). If there are zero of the ESP credits available, the gateway 52 will not acknowledge 57 the synchronisation request 56 and the data will not be transferred from the gateway memory (not shown in FIG. 4 ) to the accelerator 51 thus causing the synchronisation to stall. This credit control mechanism, which is described in more detail below, allows the gateway 52 and the accelerator 51 to remain synchronised in the BSP protocol with respect to one another.

In some embodiments, the gateway 52 and accelerator 51 each comprise pre-compiled code, allowing the gateway 52 to provide the required data to the accelerator 51 at the correct time.

After the sync logic 54 of the accelerator 51 has transmitted the sync request 56, the sync logic 54 will await the sync acknowledgment (sync_ack) 57 from the gateway 52. When the sync logic 54 of the accelerator 51 receives the sync acknowledgement 57 from the gateway 52, it will return the sync acknowledgment signal 57 (sync_ack) to the tiles 53 that issued the sync requests 55. All the sync requesting tiles 53 will be automatically paused until the sync acknowledgment 58 (sync_ack) from the external sync logic 54 is returned. In response to the sync acknowledgement 58, the tiles 53 resume instruction issue for the supervisor, i.e. they re-enter the compute phase.

The actual data (content) may be transmitted between the accelerator tiles 53 and the gateway 52 by a different channel to the sync requests 55/56 and the sync acknowledgements 57/58. Further, it will be appreciated that the skilled person will be capable of building different types of circuits for implementing the disclosed synchronization and aggregation functionality given the specification of that functionality disclosed herein. For instance, the synchronisation logic 54 could use dedicated wiring for transmitting the sync requests 56 and sync acknowledgments 57/58. The synchronisation logic 54 could instead use packets carried over an interconnect as an alternative to dedicated wiring. For example, the sync request 55/56 and/or the sync acknowledgment 57/58 could each be transmitted in the form of one or more packets. For example, the sync request 55/56 and/or the sync acknowledgement 57/58 could each be transmitted in the form of one or more packets

Reference is made to FIG. 5 , which illustrates, in more detail, the concept of sync zones. As illustrated in FIG. 5 , in embodiments the indication of the sync zone that is written to the register 59 of the gateway 52 can be used to specify one of multiple different possible external sync zones, e.g. zone_1 or zone_2. In embodiments, these correspond to different hierarchical levels. That is to say, each higher hierarchical level 92 (e.g. zone 2) encompasses two or more zones 91A, 91B of at least one lower hierarchical level. Using FIG. 9 as an example, the two leftmost gateways and accelerators might have a sync zone 0 in which the one of the two gateways is the master. Likewise, the two rightmost gateways and accelerators might have a sync zone 0 in which one of the two gateways is the master. Then there may further be a sync zone 1 which is the entirety of the diagram (and then any arbitrary gateway might be nominated as the sync master).

Then it would be possible for several hierarchies of sync to be utilized by the program:

-   -   1. Internal accelerators only sync—tiles on the same accelerator         might sync     -   2. IPU+gateway only (data) sync—single accelerator asking its         gateway for sync (e.g. to coordinate the exchange of data),     -   3. Leftmost sync zone 0 (with or without credits at each         gateway)     -   4. Rightmost sync zone 0 (with or without credits at each         gateway)     -   5. Sync zone 1 (with or without credits at each gateway)

The indication may indicate gateway involvement (i.e. that data is to be transferred between gateway 52 and the accelerator 51) for the synchronisation. The indication may indicate involvement of a further gateway other than gateway 52, where the accelerator 51 may communicate with the further gateway via the gateway 52. Therefore, when a corresponding sync instruction is executed, the tile 53 which executes this sync instruction will be synchronised with the host 63 via data transfer with the gateway 52. In the case where a further gateway is indicated for involvement, the sync request from the accelerator 51 may be passed (after being aggregated with other sync requests received at the gateway 52) upstream to the further gateway. The gateway 52 awaits a sync acknowledgment from the further gateway, before providing the sync acknowledgment to the accelerator. This scenario is described in more detail later with respect to FIG. 8 .

In response to the indication in the register 59 indicating an external sync zone, the gateway 52 transmits a sync acknowledgment 57 to the accelerator in the external sync zone. The dedicated hardware sync logic 54 in the accelerator receives the sync acknowledgment (sync_ack) 57 from the gateway and transmits the sync acknowledgement 58 to the tiles 4 of the indicated group. The sync logic 54 will return the sync acknowledgment signal 58 (sync_ack) to the tiles in the signalled sync zone only once a synchronization request (sync_req) 55 has been received from all the tiles 4 in that zone (but will not wait for any other tiles outside that zone if it is not a global sync).

Note that in other embodiments, the sync zones that can be specified by the indication in the register 59 are not limited to being hierarchical in nature. In general, the indication in the register 59 may be provided with modes corresponding to any kind of grouping. For instance, the modes may enable selection from amongst only non-hierarchical groups, or a mixture of hierarchical groupings and one or more non-hierarchical groups (where at least one group is not entirely nested within another). This advantageously enables the flexibility for the programmer or compiler, with minimal code density, to select between different layouts of internally-synchronous groups which can run asynchronously to one another until a broader synchronization is required

As explained, some synchronisation barriers involve synchronising tiles of an accelerator with data from the host, whereas some synchronisation barriers do not. An example is illustrated schematically in FIG. 6 for the global sync zone 92. The system is allowed to perform N supersteps, passing through N sync barriers 80, before a barrier 90 also requiring synchronisation with the host 63 is imposed. At the synchronisation barrier 90 with the host 63, data, which has been transferred to the gateway 52 from the host 63, is transferred to the accelerator 51 from the gateway 52. The N sync barriers require sync requests from all the (non-abstaining) tiles 4 in the relevant sync group 92 but not the host 63. The subsequent sync barrier 80 requires sync requests from all the (non-abstaining) tiles 4 in the sync group 92. Furthermore, to pass the sync barrier 80 requires that the gateway stores at least one ESP credit to pass the particular barrier. After this barrier 90, an exchange 50″ may be performed between the gateway and one or more of the tiles 4, e.g. for one or more of the tiles 4 to report computation results to the host 63.

Reference is now made to FIG. 7 , which illustrates in further detail how a host 63 interacts and exchanges data with an accelerator 51. The host 63 is configured to provide data for the accelerator 51 to process. The accelerator 51 is configured to process the data and deliver the results of the processing to the host 63. The gateway 52 is responsible for streaming data in a managed fashion between the host 63 and the accelerator 51 for the exchange of data. In the example, the accelerator 51 may be an IPU as described above with reference to the preceding Figures. However, the gateway 52 may be useable for interfacing a host 63 with other types of accelerator 51.

Data synchronisation between host 63, gateway 52 and accelerator 51 through Exchange Synchronisation Points ensures gateway data consistency and readiness for I/O operations. The availability of data between gateway 52 and accelerator 51 is handled via a credit mechanism of ESP credits. One credit allows one ESP to be passed. The gateway memory 114 preparation, ahead of an ESP, is handled by the gateway 52 executing “pre-work” instructions. The data handling after the ESP is performed by executing “post-work” instructions. A PPE execution engine 123, described later, executes the pre- and post-work instructions.

As shown in FIG. 7 (and referring also to FIG. 5 ), the gateway 52 comprises at least one “Local Sync Propagation Module” (LSPM) 117 and at least one “Local Sync Barrier Module” (LSBM) 118. The LSBM 118 can be considered as a kind of proxy to the PPE and enables the program running on the accelerators to process batches of data to be decoupled from the host. The accelerator 51/gateway 52 synchronisation can run asynchronously from the host 63 activity in providing data to the gateway 52. The LSBM 118 is configured to store the ESP credits discussed above. The LSBM is accessible to the LSPM 117

The LSBM 118 comprises hardware circuitry configured to enable the host 63 to participate in the respective sync group 92 in which the LSBM 118 is arranged to act as a proxy to the PPE. A sync request 56 emitted by the tiles 4, if it is a sync with gateway involvement, will be using both the LSPM 117 and LSBM 118 of the gateway 52 whereas a sync request 56 for a sync which does not involve transfer of data between gateway 52 and accelerator 51 will be received by the LSPM 117 and returned to the requesting tiles without involving the LSBM 118. Thus the tiles 4 determine by virtue of the program they execute when, if at all, the accelerator 51 requires to interact with the gateway via the LSBM 118.

If the accelerator 51 requires to interact with the gateway, the LSBM 118 is then configured to allow the synchronisation barrier to be passed when a sync request 56 is received, providing the number of ESP credits is greater than zero. Allowing the synchronisation barrier to be passed involves generating a sync acknowledgement (not shown) and sending this sync acknowledgment to the accelerator 51.

As explained above, the gateway 52 stores a set of credits associated with the interface between itself and the accelerator 51. These credits are referred to in the description as exchange synchronization points (ESP) credits. However, the skilled person would understand that this name is used to conveniently identify the credits only and does not imply a limitation as to the nature of the credits. The ESP credits may also be referred to as barrier credits, since they control whether or not a data exchange operation may be executed for one barrier.

If the number of ESP credits in the LSBM 118 is zero, when a sync request 56 is received and the corresponding indication in the register 59 is such that data transfer with the gateway is required, the LSPM 117 does not allow the synchronisation barrier to be passed and therefore does not allow the tiles 4 in the group 92 to continue running again until the number of ESP credits is greater than zero. The generation of ESP credits may be achieved when data, which is for transfer to the accelerator 51 at the exchange synchronisation point, becomes available in the gateway 52. In some cases, this data may become available as a result of it being transferred from the host 63 or network attached or other external storage. In other cases, this data may become available as a result it being transferred from another gateway. The data received from the other gateway may be data from another accelerator or from another host or remote storage.

In some embodiments, there may be a plurality of sets of ESP credits held by the gateway 52. There may be different sets of credits for different sync groups. In this case, a sync request 56 corresponding to one sync group may cause the gateway 52 to acknowledge the request (if the number of ESP credits for that group is non-zero), whereas a sync request 56 corresponding to another sync group may not cause the gateway 52 to acknowledge the request (if the number of ESP credits for that group is zero). There may also be different sets of credits for the different accelerators configured to communicate with the gateway 52. As shown in FIG. 12 , each gateway 163 is configured to communicate with two accelerators 162, and therefore, the gateway 52 may store two sets of ESP credits for each accelerator 162. If each accelerator 162 has two possible sync groups requiring gateway data transfer, this leads to four sets of credits in total being held by each gateway 163.

In some embodiments, the different credit sets that are established for different sync zones for an accelerator may be controlled by a single ESP credit register in the LSBM 118. In this case, all of the per sync zone ESP credit sets will be identical to a single ESP credit register that controls all credits in the GW for a given accelerator. When a sync barrier is passed, the ESP credits of the single ESP credit register for the accelerator will be decremented.

Tiles 4 of a sync group can be allowed to continue running through N barriers synchronized (with sync requests being forwarded to and acknowledged by the LSPM 117) without requiring the checking of ESP credits of the gateway to be carried out, after which they must then synchronize with the gateway via the LSBM 118 (and may then exchange data to and/or from the gateway. See for example FIG. 6 .

As explained above, the software running on the tiles 4 is programmed to request a sync with the gateway by transmitting an indication (which may be included in the sync request or transmitted separately) as to whether or not gateway involvement is required for the sync. This indication is stored in register 59 of the gateway 52. In such embodiments, the above described credit control mechanism is applied only by the LSBM 118 for the barriers corresponding to syncs marked as requiring gateway involvement (the “involvement” of the gateway for any given barrier being either the proxy granting (LSBM) of the sync ack by the LSPM 118 on behalf of the host, or occasionally the explicit granting of more ESP credits to LSBM 118). In embodiments, the gateway involvement is selected by different variants of the sync zone indication that is stored in the register 59. That is, for each sync group 91, 92, there is effectively two variants that the sync zone indication can take: zone_1_host, zone_1_no_host; and zone_2_host, zone_2_no_host. The execution unit of the tile is configured to cause the synchronization logic 54 to signal the gateway involvement marker accordingly. In other embodiments however, it is not excluded that other mechanisms could be implemented for requesting gateway involvement, or even (though less preferred) that gateway involvement is hardwired and therefore always imposed.

In embodiments, preparation for barriers performed by the gateway may include the preparation of data to be fetched by the accelerator 51, such as experience data sets required by the accelerator 51 for the next stage in learning a model, Preparation in this context may include fetching the data from storage disks or other media, formatting data in a form which is required by the training algorithm running on the accelerator 51 or decompression of image data, Additionally, preparation for barriers may include consuming output data produced by the accelerator 51. As discussed later, some or all of this preparation may be conducted at the gateway 52. As a minimum, the gateway 52 is in the pathway between the storage disks or other media and the accelerator 51.

The sync request 56 to the LSBM 118 could be delivered from a processing element as a network (or PCIe) packet, and/or the sync acknowledgment 57 could be returned as a network (or PCIe) packet. In general the (or a) gateway may be involved in any one or more of the hierarchical levels of sync.

Generally, the concept of ESP credits can be applicable to any multi-tile architecture, not just the example architecture disclosed herein. Nor is it necessarily limited to the BSP application context. The disclosed technique has a particular synergy with systems which employ a single rendez-vows point such as BSP, or when the number of distinct rendezvous points between a host or other outside-world system and the machine in question is limited to just one rendezvous or a very small number (as opposed to, say, CSP). Nonetheless the applicability of the present disclosure is not absolutely limited in this respect. In any system or application, a latency saving can be achieved by enabling the tiles to pass through a specified number of synchronization barriers without involving the gateway, thus reducing the number of times the multi-tile sub-system has to interact with the gateway and therefore reducing the number of times the latency penalty of doing so is incurred.

Furthermore, although embodiments have been exemplified in terms of a PCIe interface between cards or with the host 63, this is not limiting and other types of interface could be used, e.g. Ethernet.

Furthermore, the implementation is not limited to synchronising communications between a host system 63 and an accelerator 51 which would otherwise run asynchronously. In embodiments, the gateway 52 could be employed for the synchronization between two independent BSP or other parallel processing subsystems, which run synchronously internally, but run asynchronously, with respect to one another. The gateway 52 allows the size of a sync group to be increased to a much larger size and enables a more efficient tree structure for those larger groups.

The batches of data received at the gateway 52 are stored in a memory 114. The memory 114 is a local memory (e.g. DRAM) that is reserved for use by the gateway 52. In response to the sync request 56, the data may be retrieved from the memory 114 by the gateway 52 and transferred to the accelerator 51. The path 116 illustrates the flow of each batch of data. Note that each batch of data is held in the memory 114 for a period of time which may vary from batch to batch. It depends on the time the batch enters the gateway 52 and the time it is pushed to the accelerator 51, and these are not necessarily related.

The LSPM 117 may be configured to indicate, to the gateway 52, the timing of the transfer of data from the memory 114 to the accelerator 51, or from the accelerator 51 to the memory 114. This allows the LSPM 117 to dictate the appropriate timing for the deployment of data from the accelerator 61 to the memory 114 so as to prevent overflowing of the gateway memory 114.

Furthermore, the flow of data into the gateway memory 114 from the host/remote storage is managed so as to avoid overflowing the gateway memory 114.

In FIG. 7 , data for processing by the accelerator 51 is transferred from the host 63 to the gateway 52, which stores it in local memory 114. The data may be pulled by the gateway 52 via RDMA read or may be written via an RDMA write made by the host 63 to the gateway 52.

Reference is made to FIG. 11 , which shows an alternative scheme in which data 116 is retrieved by the gateway 52 from a network attached storage 151. The network attached storage 151 is also be referred to herein as remote storage. In FIG. 11 , like elements to elements of FIG. 11 are indicated with like reference numerals.

In FIG. 11 , the host 63 sends a descriptor 119 to the gateway 52. The descriptor 118 identifies the location of a network attached storage 151 that is accessible to the gateway 52. The gateway 52, when executing a data fetching instruction referring to the descriptor 119, retrieves the data 116 from the network attached storage 151. The gateway 52 then stores the data 116 in memory 114 prior to transferring the data to the accelerator 51.

In some embodiments, instead of transferring the descriptor 119 from the host 63 to the gateway 52, the pre-compiled code stored by the gateway 52 includes the descriptor. In this case, the gateway 52 autonomously retrieves data from the remote storage 151 without the intervention of the host. In some examples of the application, the gateway 52 comprises a System on Chip (SoC) serving as a standalone appliance so that no external host 63 is required. The entire application stack runs directly on the SoC or on one of the SoCs in the broader system. The gateway 52 is configurable to operate in a first mode where it interacts with an external host 63 processor and a second mode where no such external host 63 is required. The remaining parts of the gateway 52 (e.g. the streaming engine, described with respect to FIG. 8 ) perform the same functions irrespective of which of these modes the gateway 52 is configured to operate in.

Reference is made to FIG. 8 , which illustrates the gateway 52 in more detail. FIG. 8 shows the various paths that data takes through the gateway 52.

FIG. 8 shows how data 120, which is for processing by the accelerator 51, is transferred to the memory 114 from the host 63 or remote storage 151. As already mentioned, in some examples, the data 120 is transferred to the gateway 52 from the host 63. In other examples, the data 120 is received from local or remote storage 151 (e.g. network attached storage) in response to a read request from the remote storage 151 made by the gateway 52. The gateway 52 retrieves the data 120 from the remote storage 151 via RDMA. The data 120 is received via the data centre ports. Additionally, as well as retrieving data, the gateway 52 writes data (not shown) to the host 63/remote storage 151. The data writes are made via the data centre ports. During the exchange phase, data may be transferred from gateway memory 114 to the accelerator 51.

Instead of, or in addition to, the transfer of data to the accelerator 51 from gateway memory 114 during the exchange phase, data may be transferred from the accelerator 51 to the gateway 52. The accelerator 51 is configured to send the data in the form of data packets to the gateway 52, wherein each data packet includes a header indicating an address. The gateway 52 uses the address of the data packets to determine where to send them. For example, the data packets may be stored in local memory 114. The data packets may be sent to a further gateway 128. The data packets may be dispatched to an accelerator connected to the further gateway 128. The data packets may be sent to host 63/remote storage 151.

The data 120 traverses the gateway 52 to the memory 114 under the control of a streaming engine 124 (which is also responsible for retrieval of data 121 from memory 114 for delivery to the accelerator 51). The streaming engine 124 performs execution of the data streaming operations. These operations for a batch of data may be specified by a work descriptor (WD). The streaming engine 124 comprises two execution engines and code memory (not shown). One of the execution engines is a Data Mover Engine (DME) 122, the other is a Pre/Post Work engine (PPE) 123. They execute instructions loaded into the code memory as an executable image, which is produced by a compiler. The streaming engine 124 has a set of work instructions for execution by the DME 122 and a set of work instructions for execution by the PPE 123. The sets of instructions for the DME and PPE are coordinated by the WD, as set up at compile time. These instructions for a single data exchange synchronisation point may be grouped together into a single WD. The DME 124 is operated by specific DME instructions found in the DME sections of the executable image. The DME 124 uses the WD for navigating to the set of data mover (DMOV) instructions that relates to a given ESP. The PPE 123 is operated by specific PPE instructions found in the PPE sections of the executable image. The PPE 123 uses the WD for navigating to the set of pre/post-work instructions that relates to a given ESP.

The PPE's pre-work must be ready before the data exchange with the accelerator 51. The PPE's post-work in the WD can only start after the exchange has completed. The data exchange comes immediately after the sync request 56 is acknowledged and signalled both to the accelerator 51 and streaming engine 124. This request/ack signals an “Exchange Synchronization Point” (ESP).

The streaming engine 124 supports different data streaming models.

All models support a configuration where a host is allowed to tightly control the consumption of ESP credits. This supports the co-ordination of I/O operations between host 63, gateway 52, and accelerator 51, as well as a mechanism for stalling the accelerator 51 in case this is needed for other accelerator level I/O mechanisms not making use of the gateway memory 114. It may also be a mechanism used for setting break-points or single-stepping a full fabric of accelerators. When running any model under tight flow-control from a host 63, the ESP credits granted by the host 63 are transferred by the PPE scheduler to the “ESP credit register” (part of the LSBM 118). The ESP Credit Register can be read/written by gateway 52 hardware and firmware.

The different streaming models will now be discussed. It would be understood by the skilled person that the streaming models are not mutually exclusive, but that a gateway according to embodiments of the application may operate according to more than one model.

The first streaming model that is supported by the streaming engine 124 is referred to as “Advanced Gateway (GW) push”. In Advanced GW push, the PPE 123 streams data from/to external storage and the gateway (GW) memory 114, whilst the DME 122 pushes data to the accelerator 51. Execution is based upon instructions from the compiled executable image held by the gateway. Generation of the executable image for the streaming engine 124 is integrated with the accelerator compiler. The compiler generates two related complied code sequences or executable images. A first of these is executed on the accelerator 51, whilst the second is executed on the gateway 52. In some embodiments, the host 63 may provide the compiled code sequences to the accelerator 51 and gateway 52.

The “gateway push model” is a usage model where the gateway 52 is the one that pushes data. This model differs from the “gateway pull models” (discussed below) in that it pushes data to the accelerator 51 at agreed points in times (at agreed ESPs). This generic push model can support different types of Memory Consistency Protocols or Bridging Models for parallel programming. Examples include Bulk Synchronous Parallel (BSP), Stale Synchronous Parallel (SSP) and Async Parallel.

The Advanced gateway (GW) push model uses the credit mechanism for controlling the availability of data input (relative the accelerator) to be pushed, as well as availability of gateway 52 data buffers for the accelerator 51 to output data into. The gateway 52 executes both Data Mover Instructions (DME 122 is pushing data to the accelerator 51) AND pre/post-work engine instructions for transferring data with the external nodes (host, NAS, or other gateways). The PPE 123 is responsible for effectively stalling the DME 122 through missing ESP credits when accelerator input data is not available due to external I/O bottlenecks. A similar stall is also required when accelerator output data (headed for remote host/storage) is piling up in gateway 52 memory 114 due to external I/O bottlenecks.

Data may be delivered with low latency by pre-fetching the data from GW memory 114 into a high speed gateway transfer memory 127 (e.g. SRAM) before the push to the accelerator 51 happens.

The memory consistency models as described above (BSP, SSP, Async etc,) could be combined with the push model. The accelerator 51 run-time would then have to make sure that external barriers will trigger DME 122 and PPE 123 data movement. In case of a push operation, the ESP credits will be decremented by one by the gateway 52.

In the above described streaming push model, the gateway 52 hides the accelerator memory access latency by using the gateway memory 114 as an on-chip streaming buffer. The overall benefits of the streaming engine 124 are that data movement can be overlapped with accelerator computation and pre-loaded into the memory 114 of the gateway 52 ahead of timed push operations.

The second streaming model is referred to as advanced accelerator pull. In this streaming model, a PPE 123 streams data from/to external storage into gateway memory 114. The accelerator 51 then pulls data from the Gateway 52 via a PCIe read operation(s). PPE 123 execution is based upon instructions from the executable image in code memory.

In this model, the PPE 123 is active and obtains the data and store it in memory 114 by issuing “pull requests” (i.e. read requests) from the external storage. The accelerator 51 will then pull data from the gateway at the pre-defined ESPs. The advanced accelerator pull model makes use of an executable image that contains pre/post-work instructions, without the DMOV push instructions. However, as will be discussed, the DME 122 may still execute instructions from the executable image to pre-load the data to a high speed gateway transfer memory (e.g. SRAM) from which data can be pulled at low latency by the accelerator 51.

In the Pull model, the host 63 synchronizes the accelerator 51 via the ESP credit mechanism so that it pulls valid data prepared in gateway memory 114 at the expected ESP. Also for this model, the PPE 123 is responsible for stalling the LSPM (via a credit mechanism) when accelerator 51 input data is not available due to external IO bottlenecks. A similar stall may also be performed when accelerator 51 output data (headed for remote host/storage) is piling up in gateway memory 114 due to external IO bottlenecks.

In the Pull model, some or all of the data to be transferred to the accelerator 51 at an upcoming ESP, is pre-loaded from the memory 114 into a gateway transfer memory (e.g. SRAM) prior to be pulled from the gateway transfer memory by the accelerator 51. This gateway transfer memory may be the same or different to the gateway transfer memory 127 shown in FIG. 8 and used to store data to be pushed to the accelerator 51.

Reference is made to FIG. 16 , which illustrates the interaction between the gateway 52 and the accelerator 51 when the pull model is used. As shown, the gateway 52 comprises a gateway transfer memory 1610. The gateway transfer memory 1610 comprises a series of streaming buffers (shown as virtual FIFOs).

In some embodiments, to perform the pre-loading, at least one processor of the streaming engine 124 is configured to execute instructions of the executable image. In some embodiments, commands from the host 63 or accelerator 51 may cause the streaming engine to perform the pre-loading. The DME 122 is described as performing these operations in the following description of the pull model. However, it would be appreciated that in some embodiments, the operations for transferring to memory 1610 may be performed by hardware other the DME 122. The hardware that performs the pre-load operations may be a field programmable gate array (FPGA).

The DME 122 pre-loads data into the memory 1610 for a predefined number of upcoming ESPs. The accelerator 51 is configured to issue read requests to read the pre-loaded data directly from the memory 1610 in response to attaining an ESP. As shown in FIG. 16 , the accelerator 51 may additionally pull data from the memory 114.

The data that is pulled from the gateway 52 may be organised into a plurality of accelerator input streams. An accelerator input stream is defined as a plurality of sets of data which are transferred to the accelerator memory in a fixed order. Each set of data can be any arbitrary size and a single stream can be any arbitrary number of sets of data. The sets of data are arranged into data buffers (not to be confused with the virtual FIFOs of memory 1610). In the pull model discussed here, these sets of data are delivered to the IPU by means of IPU issued reads. There is no ordering between any two input streams.

The memory 1610 is organised into a set of buffers (shown as virtual FIFOs). The buffers are preferably virtual data buffers, that are defined by a virtual address space that maps to a physical range of memory address (which may be contiguous or discontiguous) in the memory 1610. The virtual buffers are read from and written to at locations in the memory 1610 indicated using a read pointer and write pointer, respectfully. The pointers are held in a memory of the gateway (which may be the same as or separate to memory 1610). The virtual buffers are preferably virtual FIFOs, as shown in FIG. 16 .

Each buffer corresponds to a different input stream. From the accelerator's perspective, a particular input stream is located at a particular location in memory 114. However, at least some of the data from that input stream may have been pre-loaded to a buffer of memory 1610. To pull data for that input stream from the gateway, the accelerator issues consecutive reads to addresses in memory 114. The read requests also include a number of bytes to be read for that input stream. When the gateway 52 receives the read request, logic of the gateway 52 determines on the basis of the address information located in the read request, the input stream from which the read request is reading from. If the buffer for this input stream is in the loaded state, then the data is read from that buffer instead of from memory 114. If the buffer is loading, then the data is read from that buffer once the loading is complete. If the buffer is not loaded or loading, then the data is read from the memory 114 at the address indicated in the request.

Since the accelerator 51 is issuing requests to read from specific memory addresses in memory 114, and a FIFO structure is being used in memory 1610, it may be guaranteed that the same data is returned as if the read were being done from memory 114. If two tiles are allowed to read from the same input stream, then that is not guaranteed, since one tile has no knowledge of where the other tile is in the reading process, and therefore may issue a request to read particular data from a particular address, when the other tile has already read this data from the FIFO. This problem addressed by ensuring that the reads for a particular input stream are all issued by the same tile of the accelerator 51 so that the reads received at memory 1610 are in the appropriate order.

The gateway 52 is configured to store state for each input stream. The state stored for an input stream comprises a base address and a size. This indicates the address range of the memory 1610 which the accelerator uses to access the input stream. This is maintained in the streaming buffer/port logic.

The state stored for an input stream may comprise the number of bytes loaded into the buffer associated with the input stream.

The state stored for an input stream may comprise the load state of a buffer associated with the input stream. The load state is an indication as to whether or not the buffer has been pre-loaded with data to be transferred to the accelerator 51.

There are a few possible approaches to managing the set of buffers of an input stream. In some embodiments, the buffer address and size for each buffer is fixed. The accelerator is configured to issue reads repeatedly from the same buffer.

In some embodiments, the buffer address and size is determined by values stored in a control and status register (CSR) of the DME 122. The values stored in the CSR are determined prior to execution of the relevant pre-load instruction by the DME 122.

In some embodiments, the buffer address and size is indicated in the pre-load instruction executed by the DME 122. These indications are passed from the DME 122 to the gateway transfer memory 1610 as part of the pre-load process. The indications may, for example, be passed in headers of the data that is pre-loaded into memory 1610. This approach provides a high level of flexibility.

As noted, the gateway transfer memory 1610 is implemented as a set of buffers, where one buffer corresponds to one accelerator input stream. In the example, shown in FIG. 16 , the memory 1610 is configured to support four such virtual FIFOs, however, another number of virtual FIFOs may be used. Four is chosen in this example, since it is the number of accelerator tiles needed in order to produce sufficient bandwidth of communications to saturate a single PCIE link.

Data loaded into the memory 1610 is loaded by an engine (e.g. the DME 122) running on the gateway 52. The engine may be implemented in hardware (e.g. in an FPGA) or in software (e.g. as code executing on a CPU).

Prior to an ESP, the DME 122 will load data into one of the virtual FIFOs in memory 1610 with the data for the next step. The state of the buffer is then set to indicate that the buffer is loaded with data. When the gateway 52 receives a read request from the accelerator 51, the data is transferred to the accelerator 51 in response to determining that the corresponding buffer is in the loaded state. The determination is made by FPGA logic on the gateway. If instead of determining that the buffer is in the loaded state, it is determined that loading is progress, the data will be transferred from the buffer when loading for the buffer is complete. If it is determined that the buffer is not loaded and it is not loading, the data will be read from memory 114.

In some cases, not all of the data may be pre-loaded into the memory 1610 prior to the upcoming ESP. In this case, when the ESP occurs and the accelerator 51 initiates the read of data of an input stream from the memory 1610, the DME 122 pre-loads any remaining data of the input stream that is to be transferred to the accelerator 51 during the exchange phase following the ESP. Therefore, the pre-loading of the remaining data of an input stream occurs at the same time as data of the input stream is being pulled from the memory 1610. The data is pulled from the memory fast enough to make space for the remaining data that is being pre-loaded during the exchange phase.

The memory 1610 is emptied by reads issued by the accelerator. Reads from the accelerator for a particular input stream arrive at the gateway 52 in address order. The reads start from the base address of the buffer and continue through the entire address range of the buffer.

When the gateway 52 receives a read it compares the address to the set of buffer address ranges in memory 114 for an input stream. If a read lies in the range specified for that input stream, then the read will be executed by transferring the next predefined number of bytes (as specified in the read request) from the buffer associated with the input stream of memory 1610 to the accelerator 51. The offset portion of the address may be ignored, with the data being read out of the buffer in a FIFO fashion.

Each of the buffers is associated with a read count indicating the total amount of data read from the buffer. As accelerator reads are processed for a particular input stream, this count increases. When the count reaches the size of the entire buffer, the state of the buffer is modified to indicate that the buffer is empty. The DME 122 is then informed that the reading of data from the buffer is complete.

The example gateway transfer memory 1610 shown in FIG. 16 is configured to store data for four input streams. If more there are more than four input streams of data transferred to the accelerator, then the accelerator pulls the data for those additional streams from the memory 114 instead of from gateway transfer memory 1610. If an input stream is determined to be too large to store the data for that stream in the gateway transfer memory 1610, then the accelerator pulls data for that stream from the memory 114 instead.

In the case in which a stream is read from memory 114 instead of memory 1610 by the accelerator 51, then the DME 122 is not loaded with instructions related to this stream and the buffer would not be allocated in the memory 1610 for this stream. The reads related to this stream would then be directly by the gateway 52 to the memory 114.

As discussed in relation to FIG. 4 , when one or more tiles 53 of the accelerator 51 require to exchange data with the gateway, they transmit synchronisation requests 55 which are aggregated and passed via sync logic 54 to the gateway 52. The gateway 52 in turn transmits a synchronisation acknowledgement to the sync logic 54, which returns synchronisation acknowledgments to the tiles 53 which sent the synchronisation requests. FIG. 16 illustrates the messaging that occurs following this sync request/ack scheme when a tile 53 pulls data from memory 1610 in the gateway.

Following receipt of a synchronisation acknowledgment, as shown in FIG. 16 , a tile 53 transmits one or more control packets 1620. The one or more control packets may be transmitted by the tile in response to the execution of an READ instruction of supervisor thread of the tile 53. The control packets are transmitted to read request logic 164 of the accelerator 51. The read request logic 164 may be a PCIe controller. In response to the one or more control packets, the read request logic 164 is configured to generate a read request 165 that is sent to the memory 1610 of the gateway 52. The read request 165 is a DMA read request. The DMA read request 165 may be a PCIe read. In response to the read request 165, the data 163 is read by logic of the memory 1610 and sent to the read request logic. The read request logic transfers the data 163 to the tile 53 that issued the READ instruction. Additionally, these operations may be carried out to pull data from the memory 114.

Reference is made to FIG. 17 , which illustrates an example of a method 170 according to embodiments of the application. The method 170 shows steps performed when the gateway 52 operates according to the pull model. The steps take place after the data has been transferred from external storage to gateway memory 114.

At S171, the DME 122 determines whether or not there is space in the gateway transfer memory 1610 for pre-loading a given stream of data into the memory 1610. There is determined to be space if the maximum number of streams (i.e. four in the example shown in FIG. 16 ) that the memory 1610 can store data for would not be exceeded and the stream of data does not exceed a maximum permissible size.

If there is space available, at S172, data of the stream is pre-loaded from the memory 114 into the memory 1610. The data for a stream that is pre-loaded may comprise data to be transferred to the accelerator 51 during a plurality of upcoming exchange phases.

If there is not sufficient space available, at S173, data of the stream remains in main gateway memory 114, without being pre-loaded.

At S174, a synchronisation request is received from the accelerator 51 at the gateway 52.

At S175, a check of the ESP credits stored in the gateway LSBM 118 is made. Assuming that there is a non-zero number of credits available for the relevant accelerator and sync group, the method 170 proceeds to S176.

At S176, the gateway 51 transmits a sync acknowledgment to the accelerator 51.

At S177, in response to receiving the sync acknowledgment, the accelerator 51 issues a read request to pull the data from the gateway 52. The accelerator 51 reads data from at least one of the main memory 114 and the gateway transfer memory 1610. The accelerator 51 reads from the memory 1610, data of streams that were pre-loaded into the memory 1610. The accelerator 51 reads from the memory 114, data of streams that weren't pre-loaded into the memory 1610.

At S178, whilst the accelerator is reading data from the memory 1610, the DME 122 continues to pre-load data into the memory 1610 to be read by the accelerator 51. The accelerator 51 may read from a buffer of a stream, with the DME 122 overwriting data that has been read the buffer with additional data of the stream from the memory 114. The data that is pre-loaded during the reading by the accelerator 51 is the remaining data that is to be transferred to the accelerator 51 during the current exchange phase.

The pull model using the pre-loading has the advantage that the gateway 52 is able to prepare data in the high speed transfer memory 1610 in advance of an upcoming pre-compiled exchange synchronisation point, such that the data is available to be pulled by the accelerator 51 in a more timely fashion. Therefore, data may be pulled from the gateway 52 at a lower latency. Additionally, pre-loading data to the high speed transfer memory 1610 improves the bandwidth of data transfer.

The third streaming model is referred to as simple accelerator pull. In this streaming model, the host 63 streams data in to/out of gateway memory 114. The accelerator 51 pulls data from the gateway 52 via PCIe read operation(s). The gateway 52 in this case does not execute PPE instructions but is instead a slave of a predefined I/O scheme between host 63 or NAS and the gateway 52.

In this model, the gateway memory 114 serves as a memory region, wherein the host 63 has control over its contents. There are no instructions executed in the gateway 52 for loading data in memory 114. The PPE 123 is not executing instructions, but is still functioning as a proxy to update ESP credits and instruct DME for pre-loading operations given by the host 63 for the accelerator 51 to discover when data is available.

The gateway memory 114 allocated for the streaming of data is maintained by host 63 as if it was PCIe attached memory, with the only difference that RDMA is used instead of PCIe.

In the simple pull model, data is also pre-loaded into the gateway transfer memory 1610 as described above for the advanced pull model with reference to FIGS. 16 and 17 . In the simple pull model, the PPE 123 will receive commands from the host 63 and/or accelerator 51 instructing the pre-loading of data into the memory 1610. In response to the received commands, the PPE 123 causes the DME 122 to pre-load data into memory 1610. The PPE 123, therefore, acts as proxy for pre-load commands coming from the host 63 and/or accelerator 51.

Furthermore, the simple pull model is distinct from the advanced accelerator pull model in that, in the simple pull model, the PPE 123 does not execute instructions to retrieve data from the host or other external storage.

Execution of the data streaming operations in the gateway 52 is performed by the streaming engine 124 that, depending on the operational model, will run either: all (in the advanced push model) of the gateway 52 instruction set, a subset (in the advanced pull model) of the gateway 52 instruction set, or no instructions (in the simply pull model) of the gateway 52 instruction set. In the simple pull model, the gateway 52 performs the streaming operations in response to commands from the host 63 or accelerator 51.

When the gateway 52 executes all or some of the instruction set, the instructions are loaded into gateway memory 114 as an executable image. Generation of executable images for the streaming engine 124 will be integrated with a specific accelerator/gateway compiler environment in which the compiler produces related code for running on the accelerator 51 and gateway 52.

The streaming engine 124 can be seen to comprise a set of hardware and software components that work together to ensure that the accelerators are supplied with data I/O in a performance optimal way. Depending on the operational model of the gateway 52 or streaming engine 124, the streaming engine 124 may push data in a “just in time” fashion, i.e. at planned data exchange phases representing a conditional entry-point to the next accelerator compute step, or may make data available in gateway memory 114 and/or memory 1610 for the accelerator 51 to pull in the same “just in time” fashion. Preparing relevant data in gateway memory 114 prior to the data exchange phase is done via pre-scheduled data streaming instructions executed by the gateway streaming engine 124. The push model can additionally pre-fetch data from the gateway memory 114 into gateway transfer memory 127 (e.g. SRAM) for reduced latency during data exchange phases. The concept of bringing data into gateway memory 114 “just in time” is useful for cases where the gateway memory 114 is not large enough for holding all the data needed by accelerator computation algorithms.

The PPE engine uses the WD for navigating to the set of pre-work (PRW) and post-work (POW) instructions that relate to a given ESP. The terms “pre” and “post” indicate whether the operation happens before or after a WD's data exchange phase with an accelerator or other target. The PRW instruction has as its main responsibility to bring data into gateway memory 114 (e.g. from host 63, remote storage 151, or from a further gateway 128) from the host 63 or as a preparation for one or more DMOV push instructions. “Post-work” has, as its main responsibility, to move data out of GW memory 114 (e.g. to host 63 or remote storage 151). The PPE instructions are located in the PPE specific image section.

The DME 122 is active for transferring data from the gateway to the accelerator in the “gateway push” operational model as described above, and also active in both pull models for pre-loading the memory 1610 VFIFOs if this pre-loading optimization is enabled. In the push model, the DME 122 uses the WD for navigating to the set of data mover (DMOV) instructions that relate to a given ESP. The DMOV instructions push data towards the accelerator. The WD and DME related instructions are located in a DME specific image section. The DME instructions sourced from the image in physical DDR memory of the gateway 52 are converted into DMA descriptor lists that are executed by the DME's DMA machine as part of the DMOV instructions. The DME 122 will prepare DMA descriptors for several planned data exchanges that are controlled by stop criteria that allows full control of the size of each batched data exchange with the accelerator 51.

The DME 122 uses a high level programmable multi-channel DMA machine designed for streaming data in and out of accelerator memory. The DME 122 supports streaming of data to a single accelerator 51 over one or two high speed data buses using load-distribution. If the accelerator 51 is agnostic to data loading sequences, the load-distribution is achieved by local DME decisions and is not controlled by information found in the executable image.

A WD is considered “ready for execution” (or fully prepared) when all pre-work related instructions for the WD are completed as well as all the post-work instructions that have an end-criteria for this WD. Only then, will an ESP credit for the WD be added to the set of ESP credits in the LSBM 118.

A WD is considered “completed” when the “end of exchange” criteria is met. This is when all deployment operations (DMOV) are completed and all output data received from the accelerator 51 is determined to be equal to the expected output size. The expected output size is indicated in the WD.

The gateway 52 needs a way for the PPE 123 to signal to the DME 122 when a WD is fully prepared, and this is done by adding an ESP credit to the DME 122. (one could call this a WD credit or an exchange credit as well). A PPE 123 engine running several WDs ahead of the DME 122 is allowed to add several ESP credits. This prevents the accelerators from having to wait for PPE work to complete at each ESP. Optimally, at each ESP transition, ESP credits should be already available, such that the barrier can be passed without stalling the accelerator.

One credit represents the ability of the DME 122 to transfer all data for the first data exchange with the accelerator 52. The PPE 123 increments the ESP credits by adding a new credit every time the PPE completes data pre-fetch (i.e., completes the pre-work) for the next sequential ESP. If the PPE 123 pre-loading of data from external nodes is not completed in time for the ESP, the DME 122 will find its ESP credits to be zero, and the execution stalls until the PPE 123 increments the credit count. Stalling one accelerator 51 due to missing data, will effectively stall the full set of cooperating accelerators running synchronously (i.e. sharing the same barrier sync network).

Each DMOV instruction is executed by the DME 122 in hardware as a DMA operation. These DMOV instructions are executed when the gateway push model is applied. The DMOV instructions move data residing in the referenced data buffer (in gateway memory 114) to its destination. That would normally be an accelerator 51 memory location, but other destinations are supported as well.

Since the streaming of data is batched per ESP, the DME 122 will stop transferring data when the required number of buffers from gateway memory 114 are transferred. The number of bytes exchanged per ESP batch is indicated in the WD by parameter fields for both 1) streaming engine 124 push operations and for 2) writes into gateway memory 114. It is expected that the number of bytes to push is equal to number of bytes in all buffers scheduled for the same WD. If there is a mismatch, this will lead to an exception situation.

The DME 122 is configured to use physical memory addresses for retrieving data from memory 114 without the support of a memory management unit (MMU).

For accelerators 51 with dual bus attachments to the gateway 52, there is no information in the DMOV to indicate which bus the data should be directed to. The DME 122 controls the selection of the bus, so as to balance traffic transmitted over the two busses.

The DMOV may be linked to a pre-initialized data buffer in gateway memory 114, and thus, in this case, there is no need for a related prework instruction to fill the buffer.

Alternatively, a single DMOV (with a single memory data buffer in memory 114) may be linked to a set of pre-work instructions for data gather operations. Each such referenced pre-work instruction will bring data from a specific source and location into the same data buffer at different offsets, thus forming a gather operation. The pre-work instruction is scheduled in the same WD as the DMOV it prepares data for. A single pre-work operation may provide data to be pushed by several DMOV operations.

The pre/post-work engine instruction sets are executed by the pre/post-work engine implemented in software. There is a need to perform “pre-work” relative to a given ESP and there is a need to perform “post-work” relative to a given ESP.

The autonomous execution of instructions by the PPE may be implemented in the “gateway push” and “Advanced accelerator pull” operational models. PPE 123 uses RDMA, NFS, NVMoF, iSCSI or any other supported file access protocol for moving data to/from gateway external memory/storage 114. The execution of the streaming operation is controlled directly by the PPE instructions found in the “post/pre-work sections” of the executable image. The PPE 123 can be viewed as a software based streaming processor that takes instructions from the image file and converts these to local/remote storage operations. These transfers will be between gateway memory 114 and external memory/storage

The PPE 123 executes in parallel with the DME 122, and since the DME 122 depends on the results of the PPE 123, the PPE 123 has to have its work done before the Data Mover operation performed by the DME 122 is scheduled. This is taken care of in the executable image by grouping together, using the work descriptors, DME 122 and PPE 123 instructions that belong to the same data exchange synchronisation point.

Each PRW instruction retrieves data from external storage and stores the data into a pre-compiled data buffer (in gateway memory 114) that the PRW instruction points to. PRW instructions come in different variants depending on the source of the data. These variants require different parameter sets detailing the external I/O operation. These details are looked up in referenced I/O templates set up by the control plane via the gateway control channel prior to execution start.

The compiler pre-assigns regions of memory 114 for buffers that are referenced by PRW instructions. These buffers are used for storing data retrieved from external storage when the PRW instructions are executed.

The set of ESP credits is incremented by the PPE 123 for each WD when all pre-work related instructions scheduled for this WD are completed, and only if all pre-work related instructions scheduled for all previous WDs are also completed, and only if all post-work related instructions that have an end-criteria on this WD are also completed.

The PRW instructions come in different variants depending on the source/destination of the data.

The execution order of the PRW instructions is the order in which they are expressed in the executable image. However, smaller batches of the PRW instructions will be run in parallel to optimize I/O performance from remote locations. One or more PRW instruction from one or more WDs are executed in advance of the WD when the data is needed. This is required to fill the data “pipeline” to be consumed by the WD. The gateway 52 has a parallel execution engine for pre-work, allowing it to do this pre-work filling the data “pipeline”.

The completion order for PRW instructions may not be the same as the order of the instructions in the executable image. Such out of order completion is, however, not a problem since the data ends up in gateway memory 114 with no sequence requirements. When it comes to the deployment sequence of this data to the accelerator 51, the DME 122 ensures that the instruction order is that expressed by the executable image.

A PRW instruction always has an end criteria. The PRW instruction is scheduled by the GW 52 to be completed in due time before a given WD at which the supplied data is needed by the accelerator 51. The end criteria is represented by the WD in which the PRW instruction is contained. In cases where the data cannot be supplied in time for the WD, the data exchange phase will be delayed until the data is available. This effectively stalls the accelerator 51 compute phase until data is available. The occurrence of such stalls are counted, and the feedback from such monitoring will help optimize the gateway and/or the compiler.

The POW instruction does “post-work”, related to a given ESP. Its main function is to move data from gateway memory 114 to an external storage (e.g. host 63 or remote storage 151). The data stored in the gateway memory 114 being data received from the accelerator 51. The POW instruction comes in different variants depending on the destination of the data. These variants would need different parameter sets detailing the external IO operation.

It is up to the compiler to link a POW instruction to a data buffer in the memory 114 on which to operate.

For post-work, the instructions may be executed out of order since the results are not communicated to the accelerator 51, but instead are stored in host 63, remote storage 151 storage or gateway memory 114, where there is no implied semantics related to the write order for pure data.

A POW instruction always has a mandatory start criteria, which represents the earliest point in time at which the instruction may be executed. It could be executed later, but not earlier, than the mandatory start point. Thus, the POW instruction is triggered for start at a given WD. This trigger WD is represented as the WD in which the POW instruction is contained. At the completion of the previous WD, the accelerator 51 must have finished writing to the POW instruction's buffer.

There are different types of POW instruction. The first type of POW instruction involves moving data from local GW memory 114 to the remote storage 151. This can be configured by the host 63 by instructions (e.g. descriptor 119) sent via the control channel. The second type of POW instruction involves the moving of data from local gateway memory 114 to host 63. This can also be configured by the host 63 by instructions sent via the control channel. The third type of POW instruction involves the manipulation of data stored in the gateway memory 114.

A POW instruction may also have an optional end criteria represented by a parameter of the POW instruction. This may have the following uses. Firstly, this optional end criteria may enable the POW instructions to prepare data for a specific WD, much in the same way as the pre-work instruction has its end criteria implicitly given by the WD it is part of. Secondly, in cases where the gateway compiler is reusing “output” buffers used by the POW instructions for export to external nodes, it is important to protect buffers still holding unsaved data from being overwritten by the accelerator 51. In this case, the program can protect buffers by placing so called Named Execution Barrier (NEB) instructions in the DME instruction stream as stop points until all POWs have completed flushing buffers, thus freeing buffers for reuse and more accelerator 51 output operations. These NEB instructions are described later.

If a POW instruction cannot meet its end criteria, the PPE 123 will pause the local DME 122 and consequently all accelerators to be synced up at the same sync level. The PPE 123 parses a POW instruction and finds the end criteria. There may be several POW instructions with the same stop criteria or with different or with no stop criteria.

As mentioned above, the compiler may place stop/pass “execution barriers” at given execution points in time. The (NEB) instruction refers to a named “execution barrier” completed (NEBC) object that collects the number of completion reports from objects that are instructed to signal to the NEBC when completed (e.g. POW instructions).

The NEB instruction always belong to a WD, i.e, it is enveloped by the WD. It can be inserted in all three instruction streams (DME, PPE_PRE and PPE_POST).

The “stop” state represents a stop signal to the DME/PPE not to proceed with execution of the instructions in the WD. The other possible state is “pass”, which allows the DME/PPE to proceed with execution of their instructions in the WD, thus passing the NEB instruction. The state changes from “stop” to “pass” when all the instructions linked to this end criteria have reported completion by incrementing a “completions_seen” counter in the NEBC object.

The concept of an “execution barrier” is not to be confused with the ESP synchronisation primitive that may be used to control barriers in the Bulk Synchronous Parallel (BSP) memory consistency model. In some examples, the NEB instruction insertion point is correlated with a specific ESP for the accelerator program, but there is no such direct requirement. The NEB can be used a generic stop point for all kinds of synchronisations.

A first example of the use of the NEB instruction may be given, where the NEB instruction(s) is inserted into the WD at the start of the DME instruction stream. The NEB represents a pre-condition for executing the DME instructions. The pre-condition is used for controlling the flushing of accelerator output buffers (or ring-buffer fill thresholds) to external nodes (e.g. host 63 or remote storage 151) via POW instructions. The set of ESP credits is not incremented until both: the NEB pre-conditions are met and the PRW instructions are completed. This means that a WD can be cached by the DME, but not executed further if there are no ESP credits available. When the PPE 122 has completed execution of the PRW instructions, it will first check if all NEB instructions in the WD are in “pass” state. If they are, and all other preconditions for giving a credit is met, the credit will be incremented. The DME execution engine will raise an exception if it sees that the NEB instruction is in stop state. This exception indicates that the PPE has wrongly added a credit despite a “stop” state, or that there is some raise condition in the DME/PPE implementation.

A second example of the use of the NEB instruction may be given, where the NEB instruction is inserted into the post-work instruction stream for flow-controlling data export from the gateway 52 to the host 63. In this case, the host 63 controls the state of the NEBC. In this model, the host controls whether or not the PPE 123 is allowed to execute POW instructions to transfer data to the host 63, thus passing a NEB instruction. This is controlled by the host providing updates to the “linked” NEBC object's state, to set the state to a “pass” state. The host is only allowed to set the “pass” state when all the linked POW instructions are completed.

An end criteria is always placed on the “next occurrence” of a NEB in the instruction stream. The “next occurrence” is to be understood as relative to the execution of the POW.

A third example of the use of the NEB instruction may be given, where the NEB instruction is inserted into the pre-work instruction stream for flow-controlling data import feeding from the host 63. In this case, the host 63 is controlling the state of the NEBC. In this model, the host controls whether or not the PPE 123 is allowed to execute PRW instructions to transfer data to the memory 114 from the host 63 or remote storage 151, thus passing a NEB instruction. This is controlled by the host 63 providing updates to the “linked” NEBC object's state, to set the state to a “pass” state.

The NEBC object is always initialized in a stop state at the start of program execution. The same reinitialization is performed when starting on the next instruction after the NEB, When setting the state to “stop”, the “completions_seen” is set to zero as well.

In the DME case, the DME 122 itself may not have come so far in its execution that the NEB is seen yet, and if all linked instructions are completed by the time the NEB instruction is seen, the “completions_seen” is identical to “expected_completions” and the state will be observed as “pass”, and thus execution continues with no waiting. Otherwise, the DME 122 waits until all linked instructions are completed.

There is one streaming engine 124 per accelerator 51 in a gateway 52, where each streaming engine 124 may run in the various modes that has been described.

There are several streaming engine instances made available across the fabric. There is one streaming engine 124 per accelerator 51, where each streaming engine 124 is executing an image. Each streaming engine 124 feeds data to an accelerator 51 via one or more high speed buses (e.g. PCIe Gen4).

There are a plurality of different possible streaming flows that may be implemented using the streaming engine 124. For example, in a first possible streaming flow, the gateway 52 may enable the streaming of data to the accelerator 51. This streaming of data may be initiated by a further accelerator which is configured to provide the data. Alternatively, the streaming of data may be initiated by a DME 122 of the gateway 52, which executes instructions to transfer data from memory 114 to the accelerator 51. Such data may have been received at the gateway 52 from the host 63 or remote storage 151.

In a second possible streaming flow, the gateway 52 may enable the streaming of data to a remote accelerator. The accelerator 51 may provide packets to the gateway 52 having an address identifying the remote accelerator in a global address space. The gateway 52 is configured to use this address to forward the data packet to a further gateway 128 for deliver to the remote accelerator.

In a third possible streaming flow, the gateway 52 may enable the streaming of data into the local gateway memory 114. This may be the result of a local gateway offload. The transfer of data to the memory 114 may be from the accelerator 51 at an ESP. The transfer of data to the memory 114 may be the result of a local RDMA or host RDMA. The data may be transferred to the memory 114 from external storage, such as the host 63, the NAS 151 or from the further gateway 128. The transfer of data into memory 114 from such external storage is part of the pre-work carried out by the PPE 123.

In a fourth possible streaming flow, the gateway 52 may enable the streaming of data into the memory of a further gateway 128. The data transfer may be initiated by the gateway 52 itself. The data transfer may be initiated by the accelerator 51, which provides packets to the gateway 52 having an address identifying the further gateway 128 in the global address space. The transfer of data to further gateway 128 may be the result of pre-work instructions executed by the further gateway 128 to pull the data from the gateway memory 114.

In a fifth possible streaming flow, the gateway 52 may enable the streaming of data to the remote storage 151. The data is transferred from gateway memory 114 to the remote storage 151 by one or more of: RDMA, the Network File System (NFS) protocol, Non-Volatile Memory over Fabrics (NVMoF), and the Internet Small Computer System Interface (iSCSI) protocol. The data transfer is initiated by the gateway. This transfer to the remote storage 151 may result from the execution of post-work instructions by the PPE 123.

In a sixth possible streaming flow, the gateway 52 may enable the streaming of data to the host 63. The data is transferred from the gateway memory 114 to either pinned host memory or RDMA accessible host memory. This transfer to the host 63 may result from the execution of post-work instructions by the PPE 123.

In a seventh possible streaming flow, the gateway 52 may enable the streaming of data from one or more remote NFS servers. The data transfer from these servers may occur in response to a request transmitted by the gateway 52.

As mentioned earlier, parallel programming models for AI and HPC usually follows a 3-phase iterative execution model: Compute, Barrier, and Exchange (Data transfer, Collective and Broadcast). The implications are that accelerators usually requires data transfer to/from accelerator at pre-compiled data exchange synchronization points and/or collectives executed upon accelerator request. The request represents a sync point where the accelerator 51 has finished processing the available data, and now requires to export some data and requires to import some data. The gateway 52 will schedule its data movements immediately after an accelerator exchange request that is acknowledged.

The gateway streaming engine 124 optimizes data movement, thus the data buffer “object” play an important role in holding the data. By passing pointers to buffers (in the gateway memory 114) during execution, the system implements zero copy semantics during operation. The data buffers are either pre-initialized in the loaded image, or are filled by the PPE 123. In both cases a reference to the buffer in memory 114 may be used by the DME 122 for transferring data to the accelerator 51 at the ESP.

There may be cases where there is no pre-work required for preparing accelerator data, such as when data is already prepared and embedded in the loaded executable image. In such cases, the PPE 123 will also be responsible for posting ESP credits to the DME 122.

There may also be ESPs where there are no data movement towards the accelerator 51 (e.g. only accelerator output data), and in such cases the PPE 123 will also be responsible for posting ESP credits to the DME 122. In this case, the PPE 123 will, in response to determining that there is no data movement towards the accelerator 51 during an upcoming ESP, increment the ESP credits for the upcoming ESP.

It is always the PPE 123 that adds ESP credits.

For the pre-work instructions only: If a WD's pre-work is completed ahead of time compared to pre work in earlier issued WDs, the design will need to queue the pre-work completion info and increase the number of ESP credits after the handling of all the previous WDs when they have completed.

For accelerator data import (i.e. data transfer from gateway 52 to accelerator 51), the WD describes how many bytes that are to be transferred in both directions (i.e. between accelerator 51 and gateway 52) during an exchange. The accelerator 51 in the push model has, as a result of the compilation, the same information and thus knows when all expected data is received for this exchange, and starts the compute phase immediately after all data is received. In the pull model, the accelerator 51 controls when the exchange is over by stopping the reading of the data from the gateway 52.

For accelerator data export: The accelerator 51 knows from its compiled code how much data to send to gateway 52 for a given ESP, and the gateway 52 knows how many to expect by reading this information from the WD.

When the gateway 52 has received the exact number of bytes expected from the accelerator 51, it will move on to execute the next WD. In executing the next WD, the gateway 52 may perform post-work comprising local operation on data in the gateway memory 114. Additionally or alternatively, the gateway 52 may perform post-work to transfer the data to its final destination. Alternatively, the gateway 52 may perform no post-work. For example, it may let the data stay in gateway memory 114, allowing the memory 114 to function as an off-accelerator data cache for later read back. In executing the next WD, the gateway 52 may perform pre-work needed to be completed prior to the next ESP. Additionally or alternatively, the gateway 52 may perform DMOV instructions to be executed after the next ESP. If there are ESP credits available, the DMOV instructions are used for pre-loading data to the gateway transfer memory 127 in advance of the ESP. If there are no ESP credits, the DME 122 awaits ESP credits, and when ESP credits are available performs pre-loading.

If the PPE instructions—i.e. both post-work (POW) and pre-work (PRW) instructions—are targeting remote storage 114 for static data that is known to be already available on a storage node, then there is no need for data synchronization with that node as long as the gateway supports the storage protocol for direct access to the data.

The host 63 memory is small relative to the amount of data which it is transferring to the gateway 52 and accelerator 51, so the host 63 needs to bring the data into its memory “piece by piece”. Due to this “piece by piece” nature, there needs to be a synchronization mechanism between the gateway 52 and host 63 controlling when data is available for gateway 52 initiated RDMA reads (gateway data import). Likewise, for the gateway 52 initiated RDMA writes (i.e. gateway data export), a similar synchronization is needed. The challenge for the total AI appliance is to have data streaming continuously in and out of the gateway/accelerator, so such a synchronization mechanism is vital to AI performance. The system needs a well-designed solution with minimal overhead for this to scale to large AI fabrics.

The streaming engine 123 has several modes of operation for moving data between gateway and host.

In a first mode of operation, the streaming engine 124 runs as a slave of the host 63 under commands from the host 63. In a second mode of operation, the streaming engine 124 executes based on pre-compiled instructions stored in its code memory.

In the first mode of operation, the streaming engine 124 acts as a slave of the host 63 and performs the operations of storing data in memory 114, and retrieving said data from memory 114 for delivery to the accelerator 51, under the control of the host 63.

In the second mode of operation, the streaming engine 124 prefetches data from the host 63 or remote storage 151 in dependence upon a pre-complied executable file derived from the compiler that is used to generate the code of a complete system composed of accelerators and gateways. Since the compiler is used to generate code for the gateway 52, which fetches the data to be delivered to the accelerator 51, and the accelerator 51, which processes the data, the host 63, the gateway 52 and the accelerator 51 are able to act in sync with one another. The gateway 52 file anticipates the data needed by the accelerator 51, prepares that data for deployment in advance of the associated compute phase by storing it in memory 114. The gateway 52 prepares the data for transfer to the accelerator 51 at the appropriate time in dependence upon the code generated by the compiler. The DME 122 transfers it to the accelerator 51 in a latency optimized manner at precisely the right time for the accelerator 51, in response to a sync request 56 from the accelerator 51. The DME 122 sits close to the accelerator 51 for latency optimised delivery.

In a third mode of operation, the accelerator 51 informs the gateway 52 in advance of the next N barriers what data to prepare for transfer to the accelerator 51 from memory 114 for the corresponding N barriers. In this mode of operation, the accelerator compiler can foresee future I/O operations and thus schedule such commands to the gateway 52 so that the gateway 52 has adequate time for delivery of the data.

A compiler produces a set of computer code instructions that are executed by the accelerator 51. These sets of computer code instructions may be referred to as executable images. In some embodiments (e.g, in the second mode of operation described above), the compiler may also produce a related set of streaming engine data movement/processing commands that are fulfilled by the gateway 52.

The compiler produces one executable image per streaming engine. The executable image references a flat contiguous XPU Virtual Address (XVA) space as seen from an accelerator. This XVA space covers internal accelerator memory as well as “Streaming Engine sandbox” memory mapped via memory management unit (MMU) mappings into the same XVA space. The execution image also references a “host sandbox” virtual address (HSVA) space that covers the required host memory accessible to the streaming engine 122. This HSVA space is relevant in the GW operational model: “GW push model” and the “Advanced XPU pull model”.

Within these two virtual address spaces (XVA and HSVA), the compiler is responsible for defining the existence of buffer resources and addressable elements needed by the streaming engine 122, accelerator 51 and host 63.

The compiler is also responsible for defining reuse of gateway buffers in memory 114 between iterations and sequences of WDs as it sees fit and when needed due to limited gateway memory 114. Buffer reuse optimizations are not required as long as there is enough memory assigned to the gateway 52.

For a gateway 52 configured to communicate with two or more accelerators, it is currently not possible for one accelerator to access the streaming engine sandbox assigned to other accelerators. This is enforced by MMU setup inside each accelerator or accelerator support chip. The XVA space of the different accelerators doesn't overlap in physical gateway memory. Streaming engines run in their separate “XPU sandboxes” and all access is runtime enforced to stay within its own sandbox. Due to the accelerator's on-board MMU, it may be possible to construct a common memory region that is shared between these streaming engines.

Referring again to the transfer of data to the accelerator illustrated in FIG. 7 , in some examples, the gateway 52 receives the data from the host 63 or remote storage 151 and stores it in memory 114 before making it available in a fast gateway transfer memory 127 for transfer to the accelerator 51. The DME 122 pre-loads the fast gateway transfer memory 127 from memory 114 in dependence upon the DME instructions. The contents of the gateway transfer memory 127 are transferred to the accelerator 51 in response to the completion of a handshake request. This pre-loading into the gateway transfer memory 127 is used in the push model described above. Similarly, in the pull model, pre-loading into the gateway transfer memory 1610 is carried out. In some examples, the pre-loading of the either or both of the gateway transfer memories 127/1610 is carried out only if the number of ESP credits is greater than zero.

Reference is made to FIG. 14 , which illustrates how the preparation of data, its exchange between the gateway 52 and accelerator 51 and the processing of this data are related. The prepare and deploy stages are performed by the gateway 52, whereas the compute stages are performed by the accelerator 51. Data is prepared by the gateway 52 in advance of the associated compute phase. The data is stored as closely as possible to the accelerator 51. When the accelerator 51 is able to accept the data and indicates as such by sending a sync request 56 to the gateway 52, the gateway 52 deploys the data using the full capacity of the port/s linked to the accelerator 51 with no external dependencies. As the deployed data is being processed by the accelerator 51, the gateway 52 prepares the next phase of data to be deployed. The engine scales its operation across all available gateway data centre ports.

The gateway 52 is able to receive data from the host 63 or remote storage 151 and perform storage and preparation processing (e.g. augmentation) of data that is needed by additional gateways. This data may be transferred to the additional gateways. The data transferred to the additional gateways may then be provided to accelerators associated with those additional gateways. This may be useful for avoiding bottlenecks. For example, instead of each gateway independently retrieving data from a remote storage 151, and hence causing a bottleneck at the access to the remote storage 151, one gateway 52 may retrieve data from the remote storage 151 and provide said data to a plurality of gateways. This may address the problem of a bottleneck when accessing the remote storage 151. Furthermore, this approach is able to reduce the amount of storage required. If each accelerator is connected to an associated host with its own storage, then the number of hosts and the amount of storage scales with the number of accelerators. By having a gateway that is able to retrieve data from external storage for provision to multiple accelerators, the amount of storage can be scaled independently of the number of accelerators. In this case, the amount of storage can be better tuned to the actual data requirements of the accelerators. The overall amount of storage in the system may be reduced with more efficient use of the remaining storage resourced being made.

When the gateway 52 receives data—e.g. from external storage, an accelerator, or from another gateway—before the data is streamed out the gateway—e.g. to an external storage, to the accelerator 51, or to a further gateway 128—the gateway 52 may perform one or more data preparation operations on the data. The possible operations include one or more of compression, decompression, decryption, and/or a number of types of data augmentation. The gateway 52 performs these operations on the data so as to reduce the pressure on the processing and storage resources at the external storage and other gateways. For example, it may be impractical for all of the necessary data preparation to be carried out prior to the data being placed in the external storage as this may greatly increase the amount of processing resources required prior to storage and/or violate the security of the data storage. Therefore, according to embodiments of the application, data preparation operations are exported to one or more gateways of the system.

According to one example, when the gateway 52 receives the data from the host 63 or remote storage 151, prior to providing this data to the accelerator 51, the gateway 52 processes the data. This processing may be carried out by the streaming engine 124. The processing may comprise one or more of: data augmentation (e.g. noise injection), decompression, decoding (e.g. of image and video data, such as JPEG format images and H264 format video).

To keep memory usage minimal, data is compressed when it is loaded into the gateway 52 and decompressed at the latest possible time before delivery to the accelerator 51. The gateway 52 may provide a latency optimized hardware decompression engine (not shown) for certain types of compression. Additionally, decompression can be implemented in gateway software to provide extended support for any arbitrary compression algorithm.

The compression of data (which is part of the data preparation processing) may be part of the pre-work carried out by the streaming engine 124 of the gateway 52 that is carried out when data is loaded into the memory 114, e.g, from external storage, another gateway, or an associated accelerator. The compressed data is then stored in the memory 114. The compression reduces the burden placed on the limited space of memory 114. At a later time, the data is loaded from the memory 114 for transfer out of the gateway, e.g. to accelerator 51, a further gateway 128, or external storage. When the data is loaded from the memory 114, the data is decompressed by the streaming engine 124, prior to being transferred out of the gateway. The decompression is performed by the data mover engine 122 of the gateway 52.

By performing data preparation (e.g. augmentation) in the gateway 52, the original data can be stored once, in its original format, and fetched once. That data can then be replicated to multiple accelerators with different preparation settings applied, by the gateway 52, to each replicated copy. The gateway 52 provides a set of preparation methods in hardware and provides the ability for gateway software to implement different algorithms for said preparation.

Sets of data that have been streamed into the gateway 52 may be provided to different accelerators with different settings applied. In some cases, a set of data streamed into the gateway 52 is replicated and provided to different accelerators with different preparation settings applied, One or more of these copies is sent to accelerator's directly connected to the gateway 52 via an accelerator interface of the gateway 52. One or more of the copies is sent to one or more different gateways, with those different gateways being configured to provide the data sets to their respective accelerators. In other examples, data streamed into the gateway 52 from external storage is sharded. In this case, the data streamed into the gateway 52 is divided into different sets. One or more of these sets are sent to accelerator/s directly connected to the gateway 52 via an accelerator interface of the gateway 52. One or more of the data sets are sent to one or more different gateways, with different gateways being configured to provide the data sets to their respective accelerators.

In some embodiments, as noted, the gateway 52 is configured to provide data sets (whether replicated or sharded) to one or more further gateways with different data preparation settings applied. Each of the further gateways is configured to then provide the received data set to its associated accelerator, such that the accelerators receive data with different preparation settings applied. The different gateways that receive the copies of data from gateway 52 may themselves apply data preparation operations to the data prior to the data being provided to their respective accelerators.

In some embodiments, the gateway 52 is configured to provide data sets (whether replicated or sharded) to one or more further gateways without applying different preparation settings to each replicated set. Each of the one or more further gateways that receives a data set is configured to apply different preparation settings to the data set that it receives. Each of the gateways then provides its data set with the particular data preparation operations performed to its associated accelerator.

Reference is made to FIG. 19 , which illustrates a system 1900 in which a data set is replicated and prepared with different settings being applied for the different replicated data sets. These replicated data sets are then provided to different accelerators. This may provide a form of a data parallelism, whereby the same model is executed by different accelerators on varying data sets.

The system 1900 comprises an external storage 1905 configured to store an original data set (labelled ‘O’ in the Figure), which is to be replicated. The external storage 1905 may be a host or network attached storage. The original data set is provided to the gateway 52 from the external storage 1905 and stored in memory 114 (using the streaming techniques discussed previously) of the gateway 52.

The gateway 52 comprises a data processing engine 1910 that is configured to replicate and perform preparation operations on the original data set. The data processing engine 1910 that performs the data preparation operations comprises at least one processor that performs the data preparation operations. The data processing engine 1910 may be the streaming engine 124, as described previously. The data processing engine 1910 is configured to receive the original data set, replicate the original data set, and perform different preparation operations on the different replicated data sets.

In some embodiments, the data preparation is implemented in software, with the data processing engine 1910 being configured to execute computer readable instructions to perform the data preparation operations. The data processing engine 1910 in this case is part of a system on chip (SoC) of the gateway 52.

In some embodiments, the data preparation is performed in hardware. The data processing engine 1910, in this case, comprises a hardware module configured to perform the data preparation processing. The hardware module may comprises a field programmable gate array (FPGA) configured to perform the processing.

In some embodiments, the data preparation is performed in a combination of software and hardware. The data processing engine 1910 of the gateway may comprises a CPU for performing programmable data preparation operations. The data processing engine 1910 may also comprise custom built hardware for performing data preparation operations. In this case, the custom built hardware is used to perform common data preparation operations that are performed frequently, with the CPU being used to perform data preparation operations that are less frequently required.

In this example, the data processing engine 1510 performs first data preparation operations on a copy of the original data set to generate a first prepared data set (labelled as “A” in the Figure). The data processing engine 1910 performs second data preparation operations on a copy of the original data set to generate a second prepared data set (labelled as “B” in the Figure). The data processing engine 1910 performs third data preparation operations on a copy of the original data set to generate a third prepared data set (labelled as “C” in the Figure). The data processing engine 1910 performs fourth data preparation operations on a copy of the original data set to generate a fourth prepared data set (labelled as “D” in the Figure).

The streaming engine of the gateway 52 is configured to provide the first prepared data set to the accelerator 51 in response to a pre-compiled ESP being attained by the accelerator 51. The streaming engine of the gateway 52 is also configured to provide the second prepared data set to the accelerator 51 a in response to a pre-compiled ESP being attained by the accelerator 51 a.

The gateway 52 provides the third prepared data set to the neighbouring further gateway 128. In some embodiments, the streaming engine of the further gateway 128 is configured to execute pre-work instructions to pull the third prepared data set from the memory 114 of the gateway 52 into the memory 114 a of the further gateway 128. In some embodiments, the streaming engine of the gateway 52 is configured to execute data mover instructions to push the third prepared data set from the memory 114 of the gateway 52 to the memory 114 a of the further gateway 128.

The further gateway 128 is then configured to provide the third prepared data set to the accelerator 51 b in response to a pre-compiled ESP being attained by the accelerator 51 b.

The gateway 52 provides the fourth prepared data set to the third gateway 128 a (via the further gateway 128) in advance of an ESP attained by the accelerator 51 c. In some embodiments, the streaming engine of the further gateway 128 is configured to execute pre-work instructions to pull the fourth data set from the memory 114 and store the fourth prepared data set in its local memory 114 a. In some embodiments, the streaming engine of the gateway 52 is configured to execute data mover instructions to push the fourth prepared data set from the memory 114 of the gateway 52 to the memory 114 a of the further gateway 128. Optionally, the data processing engine 1910 a of the further gateway 128 is configured to perform one or more further preparation operations on the fourth prepared data set to generate a modified fourth prepared data set (labelled “D′”). The streaming engine of the third gateway 128 a is then configured to execute pre-work instructions to pull the modified fourth prepared data set from the memory 114 a into its local memory 114 b. The third gateway 128 a then provides the modified fourth prepared data set to the accelerator 51 c in response to a pre-compiled ESP being attained by the accelerator 51 c.

In this manner, data with different preparation settings may be provided to different accelerators. This allows, for example, the same set of data with different types of augmentation to be delivered to accelerators and processed in parallel by the accelerators. It also allows the same set of data with the same type of augmentation applied, but using different parameters, to be delivered to accelerators and processed in parallel by the accelerators.

Reference is made to FIG. 18 , which illustrates an example hardware module 1800 which is configured to perform data preparation operations on data received at a gateway, such as gateway 52. The hardware module 1800 is not itself a general purpose processor, but may comprise general purpose processors, such as CPUs, that are configured to perform certain types of processing.

The data is received at the gateway 52 from external storage or from another gateway and stored in the memory 114. The data preparation operations are then performed on the data stored in this memory 114 prior to the data being streamed out of the gateway to an external entity (such as accelerator 51, further gateway 128, or external storage 1905)

The hardware module 1800 comprises a direct memory access (DMA) engine 1805, which is programmed with the locations in memory 114 of the data on which the preparation operations are to be performed. The DMA engine 1805 is configured to retrieve the data from the memory 114 for the preparation processing. The DMA engine 1805 is also programmed with indications of the processing steps that should be performed for each data set retrieved from memory 114. The data preparation commands comprise such indications. The data preparation commands are included in the DMA descriptors used for performing the transfer from memory 114.

The DMA engine 1805 performs gather operations to pull the data from memory 114. Once the preparation processing is complete, the DMA engine 1805 may return the data to the memory 114. The DMA engine 1805 performs scatter operations to return the data back to the memory 114 once the preparation processing is complete. Alternatively, after the preparation operations are complete, the data may be delivered to the gateway transfer memory 127/161 for delivery to the accelerator 51 at the upcoming ESP without being transferred back to the memory 114. As another alternative, the data may be pushed to a further gateway 128 in scatter operations once the preparation processing of that data is complete.

Scatter-Gather refers to the ability of the DMA engine 1805 to operate on multiple memory locations in the same DMA operation. In a gather operation, different portions of data stored discontiguously in memory that have similar processing requirements may be retrieved and preparation processed as part of a single stream. In a scatter operation, different portions of data that have undergone preparation may be provided to different destinations.

The DMA engine 1805 comprises a read descriptor list for performing the gather operations. Each descriptor in the read descriptor list points to a memory location at which data is to be read from. The DMA engine 1805 moves through the descriptor list and reads data for preparation processing from the relevant locations pointed to in memory 114. These gather operations allow the DMA engine 1805 to pull data from different locations in memory 114 to be preparation processed (and, optionally, output) as a single stream. Different sets of data may be present at different locations in memory following several iterations of sharding (discussed above) data sets to different gateways. The gather operation performed by the DMA engine 1805 usefully allows these data sets at different locations to be gathered from the memory 114 of the gateway 52 and processed and provided to the accelerator 51 as a single stream.

The DMA engine 1805 comprises a write descriptor list for performing the scatter operations. Each descriptor in the write descriptor list points to a memory location to which data is to be written. The DMA engine 1805 moves through the descriptor list and provides data that has been preparation processed to the locations indicated in the write descriptors. As noted, the scatter operations provide data to different locations. This may be useful for performing the provision of different data sets (either sharded data sets or replicated data sets) to different gateways as discussed. A scatter operation is executed by the DMA engine 1805 to provide different sets of data that have undergone different preparation processing to different gateways. Following the provision of data to different gateways, those gateway provide the data sets to their respective accelerators.

The DMA engine 1805 passes the retrieved data to the data preparation engine 1810 along with the data preparation commands. The hardware module 1800 comprises a plurality of different engines configured to perform different types of processing. The hardware module 1800 comprises one or more of: a data augmentation engine 1815, a decryption engine 1820, a decompression engine 1825, and a programmable engine 1830. The data preparation engine 1810 is configured to send the received data to at least one of these engines selected in dependence upon the processing indicated in the relevant data preparation commands for that data.

The data augmentation engine 1815 is configured to perform augmentation of data that it receives from the data preparation engine 1810. The augmentations performed by data augmentation engine 1815 may include any arbitrary data augmentation operations. The augmentation may include noise injection and/or Tensor Flow augmentations. The Tensor Flow augmentations include one or more of adjusting contrast, adjusting hue, adjusting saturation, cropping, resizing, cropping and resizing gradboxes, cropping and resizing gradimage, drawing boundary boxes, extracting glimpse, extracting JPG shape, converting from HSV format to RGB format, converting from RGB format to HSV format, non max suppression, quantised resize bilinear, resizing area, resizing bicubic, resizing bilinear, resizing nearest neighbour, sample distorted bounding box.

The decryption engine 1820 is configured to decrypt data that it receives from the data preparation engine 1810.

The compression/decompression engine 1825 is configured to compress or decompress data that it receives from the data preparation engine 1810. The compression/decompression engine 1825 may apply Tensor Flow functions to data that it receives from the data preparation engine 1810. The list of relevant Tensor flow functions that may be performed by the compression/decompression engine 1825 includes decode BMP, decode GIF, decode JPEG, decode PNG, encode JPEG, and encode PNG.

The programmable engine 1830 is configured to perform preparation of data that it receives from the data preparation engine 1810. The preparation operations performed by the programmable engine 1830 are user programmable, such that the programmable engine 1830 is programmable to perform any arbitrary preparation operations. The programmable engine 1830 comprises a programmable core, e.g. a CPU core, to perform these functions.

The hardware module 1800 comprises one or more FPGAs for performing one or more of the data preparation operations. For example, the data augmentation engine 1815, decryption engine 1820, and decompression engine 1825 may all comprise FPGAs configured to perform the respective processing associated with that engine.

The one or more FPGAs of the hardware module 1800 are partially reconfigurable. The FPGAs are configured to provide a library of preparation operations. The operations that an FPGA is configured to performed on data can be changed at run time.

The programmable engine 1830 comprises a processor configured to provide a runtime support that is responsible for the hardware engines 1815, 1820, 1825 plus the processing of the programmable engine. The runtime support is configured to perform the programming of the FPGAs to modify the data preparation operations performed by those FPGAs. The runtime support loads new operations to the FPGAs to be performed on the data sets received at the gateway.

The runtime support is configured to modify the operations on a per program basis. In this case, a different set of data preparation operations are provided by an FPGA for different programs running on the accelerator. Additionally or alternatively, an FPGA can be configured to perform different preparation operations during running of a program. Data preparation designs are loaded to the FPGA/s at run time to modify the data preparation operations performed on received data. This can be performed for some or all of the FPGAs provided in the data augmentation engine 1815, decryption engine 1820, and decompression engine 1825.

The data preparation engine 1810 is further configured to, following the preparation operations, control the delivery of data to its destination in the gateway. The data preparation engine 1810 is configured to, following the preparation operations, send the data to one or more of: the memory 114, the gateway transfer memory 127/161, an accelerator interface for transfer to the accelerator 51, a gateway interface for transfer to a further gateway 12, and a data connection interface for transfer to the external storage.

In one embodiment, the streaming engine 124 provides two data acceleration features. The streaming function provides a replicate feature and a replicate and transpose feature. This allows training data to be replicated from one gateway to any other gateway, thus reducing the IO connectivity need.

The data is received at the gateway 52 from the host 63 or remote storage 151 and is stored (after traversing path 120) in the memory 114 by the PPE 123. The DME 122 retrieves the data to be sent along path 121 from the memory 114 and causes the data to be sent to the accelerator 51. The data is sent to the accelerator 51 from the memory 114 via the indicated accelerator ports. Data transfer along the path 121 is triggered by the sync signals as described already.

The gateway 52 allows the provision of data to the accelerator 51 (which involves transfer of the data over the path 121) to be decoupled from the retrieval of the data from the host 63 or remote storage 151. In other words, the gateway 52 enables the transfer of data from the host 63 or remote storage 151 to proceed ahead of the computation performed by the accelerator 51.

FIG. 8 illustrates two further data paths that allow exchange of data between the gateway 52 and further gateways. The gateway 52 includes a path 125 from which data may be transferred between the accelerator 51 (coupled to the gateway 52 by the accelerator ports shown) and a further accelerator (not shown) via a further gateway 128 (coupled to the gateway 52 by the fabric ports shown). The gateway 52 and the further gateway 128 act as switches on this path 125 and enable an extended data exchange fabric between accelerators. The further gateway 128 may be configured to transfer data to/from a further host to which it is connected. The data transfer along this path 125 may be unicast (i.e. data directed to a single accelerator), broadcast (data transmitted without being directed to specified accelerators) and multicast (data directed to multiple specified accelerators). In broadcast mode, packets sent on the fabric port contain a Multicast Group ID. Each gateway has a table which contains a list of destinations for each multicast group ID. When the gateway receives such a packet, it looks up in the table, the list of destinations corresponding to the multicast group ID included in the packet and transmits the packet to those destinations.

In one embodiment the XPU Ports are a custom Root Complex implementation providing specialized data movement capabilities. In addition to transferring packets to/from the gateway memory 114, the XPU Ports also provide a peer-to-peer capability to/from the Fabric Ports. Packets which are targeting memory space mapping to a remote accelerator are detected at the XPU Port and directed towards the appropriate fabric port. The receiving Fabric Port will direct the packet to the correct destination accelerator port. Also, gateways can forward packets from one fabric port to another fabric port. This allows arbitrarily large fabrics to be traversed. In this way, full accelerator to accelerator exchange is enabled through the gateway fabric.

FIG. 8 also illustrates a data path 126 for exchanging data between the gateway 52 and a further gateway. The data path 126 is used for the exchange of synchronisation and management messages between the gateway 52 and the further gateway 128. Additionally, the data path 126 is used to exchange data between the memory 114 associated with gateway 52 and a memory associated with the further gateway 128. The data exchanged via data path 126 is exchanged as part of the pre-work, when pre-work instructions are executed by the PPE 123.

Data may be transferred from the memory of the further gateway 128 to the memory 114 in response to the execution of pre-work instructions by the PPE 123. This data is then available in memory 114 for transfer (e.g. by a PCIe read operation from the accelerator or by the execution of a DMOV instruction by the DME 122) to the accelerator 52 at the upcoming ESP. When the PPE 123 completes execution of the pre-work instructions for transferring data into its memory 114, it increments its set of ESP credits.

As noted earlier, a sync zone/group may include a plurality of gateways. In such a case, instead of, or as well as, a sync request being received from the associated accelerator 51, a sync request may be received at the gateway 52 from a further gateway 128. In this case, this other gateway 128 may be referred to as a “downstream gateway”.

Reference is now made to FIG. 15 , which shows the gateway 52 in communication with the further gateway 128 and, additionally, a third gateway 152. When the sync request 129 is received from the further gateway 128, the gateway 52 may allow the synchronisation barrier to be passed by transmitting a sync request 153 upstream to a third gateway in the case that the gateway 52 is not a synch master (i.e. the gateway 52 is a synch slave). The sync request 129 may first be aggregated with one or more sync requests (e.g. sync request 56) received from the local accelerators (e.g. accelerator 51). In this case, it is this aggregated sync request 153 that is transmitted upstream to the third gateway.

Alternatively, and for example when gateway 152 is not connected to the sync zone of gateway 52 when the sync request 129 is received from the other gateway 128, the gateway 52 may allow the synchronisation barrier to be passed by sending a sync acknowledgment 154 to the further gateway 128 in the case that the gateway 52 is a master gateway. In the case that the gateway 128 is the master gateway, any sync requests received from the local accelerators (e.g. accelerator 51) are also acknowledged (e.g. by transmitting acknowledgement 155) given that sync-requests are received from all configured down-stream gateways.

The ESP credits in the LSBM 118 held by the gateway 52 may be used to control the synchronisation request forwarding between the gateway 52 and the further gateway 128. As with the barrier between the accelerator 51 and the gateway 52, the ESP credits are only used to control the synchronisation request forwarding between the gateway 52 and the further gateway 128 in the case that gateway involvement is indicated by a local accelerator (e.g, accelerator 51) that sends a sync request 155 to the gateway 52. This indication may be stored in register 59 as described earlier. If no gateway involvement is indicated, when the sync request 129 is received, the sync request 153 is sent upstream and when a sync acknowledgment 154 is returned, the synchronisation barrier is passed.

Assuming gateway involvement by the accelerator 51 is indicated, if the number of the ESP credits associated with the accelerator 51 is non-zero, and the gateway 52 has received sync request 129 from a downstream gateway 128, if the gateway 52 is not the sync master gateway (i.e. is a sync slave gateway), the barrier is passed upstream. The sync request 129 is aggregated with a sync request 56 from the accelerator 51 to form sync request 153 which is transmitted to an upstream gateway 152. The ESP credits in each LSBM 118 in the sync chain are decremented upon receiving a sync ack 156 corresponding to the sync request 153 for a synchronisation requiring gateway involvement.

Assuming gateway involvement by the accelerator 51 is indicated, if the number of the ESP credits associated with the accelerator 51 is non-zero, and the gateway 52 has received sync request 129 from a downstream gateway, if the gateway 52 is the sync master gateway it will send a sync acknowledgment 154 to the downstream gateway 128 and to its own streaming engine(s) 124. Upon reception of the sync acknowledgment, the streaming engine 124 decrements the number of ESP Credits held by the LSBM 118.

Thus, the LSPM 117 of the gateway 52 can prevent propagation of sync requests to other gateways (i.e. LSPMs) in the absence of ESP credits in the LSBM 118. This ensures that when an acknowledgement is finally generated by the sync master, all accelerators will start to execute their superstep at the same time.

The gateway 52 includes a plurality of interfaces, e.g. an interface to the accelerator 51, an interface to the further gateway 128, an interface to the third gateway 152. The gateway 52 includes a register indicating the directionality of each of these interfaces for sync purposes, i.e. whether the entity such as the further gateway 128 is upstream or downstream of the gateway 52. Hence, the register indicates to which interfaces, sync requests are to be sent over by the gateway 52 in response to the gateway 52 receiving a sync request from a downstream entity. In the case that the register indicates that none of the interfaces are for transmission of the sync request, this indicates that the gateway 52 is the sync master. In this case, the gateway 52 transmits sync acknowledgments over all of the interfaces over which it has received sync requests.

In the case that the gateway 52 functions as slave gateway, it may receive one or more sync requests from the accelerators (e.g. accelerator 51) that are associated with it. These sync requests are aggregated by the gateway 52 which then passes them upstream to the further gateway 128 (assuming there are ESP credits available for each local accelerator indicating gateway involvement from it receives sync requests). Assuming the further gateway 128 is also a slave, that further gateway gathers that request, and all sync requests from its own local accelerators and then forwards a new aggregated sync request to the next gateway (assuming there are ESP credits available for each local accelerator indicating gateway involvement from it receives sync requests). This happens in parallel across the sync network. Eventually the master gateway receives sync requests from all downstream gateways and its own associated accelerators. Then, and only then, is the sync completed and the sync acknowledgments generated by the master gateway (assuming there are ESP credits available for each local accelerator indicating gateway involvement from it receives sync requests) and sent downstream to the entices (i.e. local accelerators or downstream gateways) from which it received sync requests. Each gateway downstream which receives a sync ack will transmit a sync ack to the entities from which it received sync requests.

As noted, sync requests may be received at gateway 52 from a plurality of local accelerators (not just the example accelerator 51). Each accelerator is associated with a different set of ESP credits. Only if all the ESP credits for each accelerator from which a sync request and which indicates gateway involvement) has been received is non-zero will the gateway 52 pass the aggregated sync request upstream (in the case that it is a slave) or acknowledge the sync request (in the case that it is the master).

As previously, following transmission of a sync acknowledgment to the accelerator 51, the gateway 52 is configured to exchange data with the accelerator 51.

Reference is made to FIG. 10 , which illustrates the gateway function that is implemented by the streaming engine 124. The PPE 123 executes in parallel with the DME 122, but as the DME 122 depends upon the results of the PPE 123, the PPE 123 needs to provide its results before a DME operation is scheduled. This is handled in either the executable image, that is pre-compiled, or through user program sequencing of commands delivered to the gateway 52 from the accelerator 51.

As shown in FIG. 10 , there is a module 142 (shown as a GDxSM module) that sits between the PPE 123 and the network stack 141. The GDxSM module 142 comprises two modules, i.e. a GW data import synchronisation module (GDISM) and a GW data export synchronisation module (GDESM). Both modules handle synchronization of I/O buffer elements between the gateway and host.

The synchronization is flow-controlled, and ensures GW data consistency and readiness for IO operations at the exchange synchronization points (ESPs).

The first set of credits (which has already been discussed in detail) are the ESP credits. The ESP credits govern the passing of the synchronisation barriers either between the accelerator 51 and the gateway 52 or between the gateway 52 and the further gateway 128. Using the ESP credits, a barrier credit mechanism is used to control the transfer of data between the gateway 52 and the accelerator 51. Availability of one ESP credit implies that a data exchange operation can be executed for one barrier.

A second set of credits governs the transfer of data to the gateway 52 (either from the host 63, remote storage 151 or further gateway 128). These credits are stored by the GDxSM 142. More specifically, these credits are stored in the GDISM of the GBxSM 142. The second set of credits may be referred to as GDISM credits. The skilled person would understand that the term “GDISM credits” is a name only, and that the credits are not limited in their nature by this name.

The gateway 52 executes pre-work instructions to retrieve data from the host 63, remote storage 151 or a further gateway 128 in response to determining that there are a non-zero number of GDISM credits available. The gateway 52 does not retrieve the data if it determines that there are zero GDISM credits available. The host 63 sends an instruction to update/increment the GDISM credits using RDMA to send the instruction. When the streaming engine 124 is notified via an RDMA write from host 63 of an update to the GDISM credits register, it will update the credits register accordingly. The gateway 52 decrements the number of GDISM credits stored in response to pre-work being completed by the PPE 123. The pre-work being to transfer data to the gateway 52 from an external storage.

The GDISM credit control mechanism may prevent the pre-work (PRW) instructions from being executed too early. The GDISM controls how many WDs ahead of the currently executing ESP, the pre-work (PRW) engine is allowed to work.

The host 63 may be configured to perform the same credit update for the GDISM credits for a group of gateways. The credit update is performed using RDMA and a protocol on top of RDMA to make a reliable broadcast. This may be needed in the case that a sync group includes a plurality of gateways. In this case, the group of gateways may need to have the same number of GDISM credits available, otherwise one of the accelerators may stall and hence stop all of the other accelerators.

In some examples, GDISM credits are also used for controlling the transfer of data from the gateway to the host. The same set of GDISM credits (i.e. the second set described above) that is used for the transfer of data from the external storage to the gateway 52 may be used to control the transfer of data from the gateway 52 to the external storage (e.g. host 63, remote storage 151). In response to the gateway 52 sending the data to the external storage, these GDISM credits that represent both import and export credits are decremented when the PPE 123 completes its commands in a WD. The gateway 128 will only transmit data to the external storage if the number of GDISM credits is non-zero.

In this way, the GDISM credits may be used to throttle the POW instructions as well as the PRW instructions. A POW instruction cannot be executed if the number of GDISM credits is non-zero. In the case that GDISM credits control transfer of data both to and from the external storage, a single GDISM credit is consumed only when all the POW instructions and PRW instructions are completed for a given ESP.

In some examples, a third set of credits governs the transfer of data from the gateway 52 to the host 63 or the remote storage 151. These credits are stored by the GDxSM 142. More specifically, these credits are stored in the GDESM of the GBxSM 142. The third set of credits may be referred to as GDESM credits. The skilled person would understand that the term “GDESM credits” is a name only, and that the credits are not limited in their nature by this name.

The gateway 128 will only transmit data to the external storage if the number of GDESM credits is non-zero. In response to the gateway 52 sending the data to the external storage, the GDESM credits are decremented. In this way, the GDESM credits may be used to throttle the POW instructions. A POW instruction cannot be executed if the number of GDESM credits is non-zero. The gateway 52 decrements the number of GDESM credits in response to the completion of a POW instruction.

The host 63 sends an instruction to update/increment the GDISM credits using RDMA to send the instruction, When the streaming engine 124 is notified via an RDMA write from host 63 of an update to the GDISM credits register, it well update the credits register accordingly.

There is a relationship between the GDISM credits and ESP credits. A GDISM credit gives the gateway 52 an allowance to transfer data from host memory to gateway memory 114 for one super-step. When the gateway 52 has loaded the data for this super-step into its memory 114, then it will decrement the GDISM credits and add one credit to the ESP credits. Now, the accelerator 51 can either perform a pull for this data (including a pull according to any pull model) or the gateway 52 can do a push of the data to the accelerator 51 (a push according to any push models) since the LSPM 117 and/or LSBM 118 will acknowledge the sync request when the number of ESP credits is >0.

Reference is made to FIG. 9 , which shows an example of a system 130 comprising a plurality of accelerators 131, a plurality of gateways 132 and a plurality of hosts 133. Since the gateways 132 communicate with one another, collectively the gateways 132 form an Ethernet network 134. The communication between the gateways 132 enables the disaggregation of the accelerators and the hosts. In other words, any host 133 in the system 130 is able to communicate with any accelerator 131.

Although FIG. 9 shows each gateway 132 being associated with a host 133 with which it communicates, in some embodiments, there is not one host per gateway. In some embodiments, only one of the gateways 132 shown in FIG. 9 may directly communicate with a host 133. That one host 133 could control a plurality of gateways 134. The gateway coupled to the host may distribute data from the host to the remaining gateways 134. Alternatively, the plurality of gateways 134 may retrieve data from the remote storage 151.

In the case that only one gateway 134 communicates with a host 133, that one gateway 134 may be the only gateway 134 of the plurality of gateways 134 that includes a network interface device. This has the advantage of reducing costs, by reducing the number of components required to construct the remaining gateways. When the remaining gateways provide data to the host, they may first perform data preparation (e.g. augmentation) operations on the data before providing that data to the gateways comprising the network interface device for communicating with the host.

In some embodiments, there are no external hosts 133 in the system 130, but rather the host system runs on one or more of the gateways 134. In this case, the compiler runs on the gateway 134.

In some examples, a gateway 132 receives data from a host 133 and distributes this data to one or more other gateways 132. In other examples, a subset of gateways 132 receive data from one or more hosts 133 and distribute the received data to one or more other gateways. Each of the one or more other gateways 132 may provide the distributed data to its associated accelerator 131. By doing so not all of the gateways 132 need receive data from a host 133. This method could reduce costs since, in this case, not all of the gateways need be provided with full bandwidth. It could also improve efficiency. In some example, each accelerator 131 in a group of accelerators receives and processes identical data. In this case, the data need only be fetched once from a host 133. Therefore, a gateway 132 receives said data from the host 133 and distribute copies of this data to one or more gateways 132, which are each configured to distribute data to their associated accelerator 131. Hence, efficiency gains are realised since the same data need not be fetched from the hosts 133 multiple times. Additionally, this can be combined with the use of the remote storage 151 for retrieval of data by the gateways. The use of the remote storage 151 for retrieval means that the cost reduction can be achieved and the Gateways can have full bandwidth. A host may send storage descriptors to many gateways, which in parallel may act on these descriptors and pull/push data from the remote storage 151 over independent network connections per gateway. This technique scales I/O as a function of the number of gateways.

In some cases, the data that is distributed from a gateway 132 to one or more other gateways 132, is modified at the one or more other gateways 132. For example, the one or more other gateways 132 applies data preparation (e.g. augmentation) to the data to be supplied to the one or more other gateways 132. This data augmentation is performed by the DME/s in the respective gateway/s. When each of the one or more other gateways 132 has modified the data that it has received, the data is transferred pushed to its associated accelerator 131. Gateways operating in the push model are configured to execute DMOV instructions to push the data to their associated accelerator 131. Gateways operating in the pull model receive read requests from their associated accelerators so that the data is pulled to their associated accelerator 131.

The pre-compiled gateway software specifies which accelerators 52 get which of the data held in memory 114 by a gateway 132 and from which host. The compiler of the accelerator code determines how to apportion data between the accelerators so as to apportion work between them. The gateway 132 load balances the I/O traffic across the two PCIe ports it has towards each accelerator.

The gateway and accelerator layers of the system are duplicated in such a way so as to allow for scaling of the system. Reference is made to FIG. 12 , which shows an example of an apparatus 161 comprising a plurality of accelerators 162 and a plurality of gateways 163. The apparatus 161 is referred to as a machine 161. The machine 161 comprises four accelerators 162 and two gateways 163. Each of the gateways 163 are also coupled to one or more hosts (not shown).

Reference is made to FIG. 13 , which shows an example of an apparatus 170, comprising a plurality of machines 161 as illustrated in FIG. 12 . A plurality of machines 161 are arranged into an apparatus 171, which is referred to as a cluster 171. Each cluster 171 comprises up to 4 machines 161. A plurality of clusters 171 are arranged into an apparatus 170, which is referred to as a pod 171. Each pod 171 comprises up to 32 machines 161. By scaling the system in this manner, a resulting pod 171 comprises 128 accelerators, resulting in system with 16 PRops and 8 TB of DRAM.

In this model illustrated by FIGS. 12 and 13 , each gateway 163 provides a low latency bridge between two or more groups of accelerators 162, allowing accelerators 162 attached to different gateways 163 to communicate with each other as if they were connected on the same internal fabric. Packets are received from an accelerator 162 at the XPU ports (shown in FIG. 8 ) of a gateway 163. Packets which are targeting memory space that maps to a remote accelerator are detected at the XPU Ports and directed towards the appropriate fabric port (shown in FIG. 8 ) of the gateway 163. The packet receives at the appropriate accelerator port will be forwarded to the appropriate gateway. From there the gateway will forward the packet to the remote accelerator that is indicated by the memory space targeted by the packet.

Each gateway 163 includes PCIe ports. 4 of these PCIe ports are configured to pass packets to and from accelerators 162. Each PCIe Port (shown in FIG. 12 ) can be configured to use a different accelerator specific protocol. A custom gateway transaction layer then converts between that protocol and the gateway internal protocol. The custom gateway layer implements the address map, and provides collective and broadcast/multicast offload support. Each gateway 163 provides an address mapping scheme, exposing all participating accelerators 162 in a global address space. The packets received at the gateway 163 from the accelerator 162 contain a gateway ID, identifying the destination gateway to which the packet is to be routed.

The global address space encompasses all accelerators 162 belonging to the pod 170 as well as all of the gateway's 163 memory resources. Accelerators may dispatch packets specifying addresses in the global address space. Some parts of the address are used to select the resources on the target gateway. Some parts of the address are used to identify the gateway which is being addressed. Some other parts are used to identify addresses in the gateway memory or memory in an associated accelerator's tile memory. The accelerator's tile memory is addressable by a tile index and a memory offset. The address may include this tile index and memory offset to identify a location in the accelerator at which data of the data packet is to be stored.

When a packet is received, the identification of the gateway in the address is compared against this gateway's global ID. If there is a match, the request is targeting a resource belonging to this gateway (a local accelerator or local memory). Otherwise, the part of the address are used to index a routing table. The contents of the routing table indicate the target port in the system. Some bits of the address will be matched against the gateway routing table to determine where to route the packet.

The ingress packet pipeline is intended to be a cut-through pipeline with no buffering other than pipeline stages necessary to implement the required features. Packets are first classified by type: multicast/broadcast, collective and unicast/Memory Writes. These are then split out to individual blocks for processing. The gateway 52 may comprise a unicast module for processing unicast packets and a multicast grouping table. The unicast packet routing table is used by the gateway 52 to perform routing of unicast packets, i.e, those directed to a single accelerator. The incoming address is decoded and selected bits are used to determine the destination. This is a two-step process: first the gateway ID bits are used to determine if this packet targets this gateway. If not, then the gateway ID bits are used to index a routing table which returns the output fabric port for this packet.

If the packet is targeting the gateway 52, then local address bits in the packet address are used to lookup in a set of local gateway base address registers (BARS) consisting of a plurality of regions, i.e. one BAR for gateway memory and one BAR for each accelerator port. If the local address bits indicate that the packet is for storage in gateway memory, e.g. memory 114, the packet is stored in the Gateway memory according to the address in the BAR for gateway memory. If the local address bits indicate that the packet is for delivery to the accelerator, then the packet is forwarded to the DME 122 of the gateway 52. From there the data packet may be forwarded to the accelerator according to the address in the BAR for the relevant accelerator port.

Packets specifying the multicast/broadcast service are processed at the multicast group table. Each Fabric port has its own table with a list of ports which will get a copy for each group (including broadcast). There are three sets of destinations. Firstly, packets are sent to the local accelerators if, and only if, the packet belongs to the same vFabric as the Gateway. Secondly, all incoming broadcast/multicast packets are checked against the Fabric table to see if they must be forwarded. Thirdly, a copy will be sent to local DRAM. Once the destination port vector is built, the vector and the packet are forwarded to the switch interconnect, which provides the replication service. 

The invention claimed is:
 1. A system comprising: a subsystem for acting as a work accelerator to a host system; and a gateway for interfacing the subsystem with the host system and transferring data provided by the host system to the subsystem, wherein the subsystem comprises at least one processor configured to execute compiled code to i) during a compute phase of the subsystem, process data provided by the host system and ii) during an exchange phase of the subsystem, exchange data with the gateway, wherein the exchange phase is separated from the compute phase by a barrier synchronisation indicated in the compiled code executed by the subsystem; and wherein the gateway comprises an interface for receiving one or more batches of data provided by the host system for transfer to the subsystem during the exchange phase; wherein the gateway is associated with processing circuitry configured to: in advance of the barrier synchronisation, perform data preparation processing on the one or more batches of data to produce a first set of prepared data; and cause said first set of prepared data to be stored in at least one memory of the gateway so as to be available to be transferred to the subsystem during the exchange phase, which follows the barrier synchronisation, wherein the gateway further comprises a gateway interface for connection to a second gateway, wherein the processing circuitry is further configured to: process the one or more batches of data to produce a plurality of sets of data; and apply data preparation operations to at least some of the plurality of sets of data with different settings applied for different ones of the plurality of sets of data to produce a plurality of sets of prepared data, the plurality of sets of prepared data including the first set of prepared data and a second set of prepared data, wherein the gateway interface is configured to transfer the second set of prepared data to the second gateway.
 2. The system of claim 1, wherein the interface for receiving one or more batches of data comprises a data connection interface with the host system.
 3. The system of claim 1, wherein the interface for receiving one or more batches of data comprises a gateway interface for connection to a second gateway, wherein the gateway interface is configured to receive the one or more batches of data from the second gateway.
 4. The system of claim 1, wherein the processing the one or more batches of data to produce the plurality of sets of data comprises at least one of: replicating the one or more batches of data such that each of at least some of the plurality of sets of data is a copy of the one or more batches of data; and sharding the one or more batches of data such that each of at least some of the plurality of set of data is a subset of the one or more batches of data.
 5. The system of claim 1, wherein the data preparation processing comprises at least one of: data augmentation; decompression; decryption; decoding; and compression.
 6. The system of claim 1, wherein the at least one processor of the subsystem is configured to: during the exchange phase, issue one or more read requests to pull the first set of prepared data from the at least one memory of the gateway.
 7. The system of claim 1, wherein the processing circuitry is configured to: in response to receipt of a synchronisation request from the subsystem, push the first set of prepared data to the subsystem.
 8. The system of claim 1, wherein the subsystem is formed on a first chip, wherein the gateway is external to the first chip and comprises a system on chip (SoC) comprising the processing circuitry.
 9. The system of claim 1, wherein the processing circuitry comprises a processor configured to execute computer-readable instructions stored in the at least one memory of the gateway to perform at least some of the data preparation processing.
 10. The system of claim 1, wherein the processing circuitry comprises at least one field programmable gate array configured to perform at least some of the data preparation processing.
 11. The system of claim 10, wherein the processing circuitry comprises a processor configured to execute computer-readable instructions stored in the at least one memory of the gateway to provide a runtime support configured to program the at least one field programmable gate array to add data preparation operations to be performed by the at least one field programmable gate array as part of the data preparation processing.
 12. The system of claim 1, wherein the data preparation processing comprises compressing the one or more batches of data to produce the first set of prepared data to be stored in the at least one memory of the gateway, wherein the processing circuitry is configured to decompress the first set of prepared data prior to transfer of the first set of prepared data to the subsystem.
 13. The system of claim 1, wherein the processing circuitry comprises a plurality of hardware modules for applying different types of data preparation processing to the one or more batches of data.
 14. The system of claim 1, wherein the processing circuitry comprises a direct memory access (DMA) engine configured to perform the data preparation processing in response to DMA descriptors.
 15. The system of claim 14, wherein the DMA engine is configured to load the one or more batches of data from the at least one memory of the gateway in response to the DMA descriptors.
 16. The system of claim 1, wherein the at least one memory of the gateway comprises: a first memory for storing the one or more batches of data received at the gateway; a gateway transfer memory in which the first set of prepared data is stored so as to be available for transfer to the subsystem during the exchange phase, wherein the processing circuitry is configured to, after performing the data preparation processing on the one or more batches of data loaded from the first memory, store the first set of prepared data in the gateway transfer memory.
 17. The system of claim 1, wherein the processing circuitry is configured to perform the data preparation processing during the compute phase of the subsystem.
 18. A method for interfacing a subsystem with a host system via a gateway, the subsystem acting as a work accelerator to the host system, the method comprising: executing compiled code on the subsystem to i) during a compute phase of the subsystem, process data provided by the host system and ii) during an exchange phase of the subsystem, exchange data with the gateway, wherein the exchange phase is separated from the compute phase by a barrier synchronisation indicated in the compiled code executed by the subsystem; and receiving at the gateway, data provided by the host system for transfer to the subsystem during the exchange phase; following receipt of the data at the gateway, and in advance of the barrier synchronisation, performing data preparation processing on the data to produce a first set of prepared data; and making said first set of prepared data available to be transferred to the subsystem during the exchange phase, which follows the barrier synchronisation, wherein the gateway comprises a gateway interface for connecting to a second gateway, and wherein the method further comprises: processing the one or more batches of data to produce a plurality of sets of data; applying data preparation operations to at least some of the plurality of sets of data with different settings applied for different ones of the plurality of sets of data to produce a plurality of sets of prepared data, the plurality of sets of prepared data including the first set of prepared data and a second set of prepared data; and transferring the second set of prepared data to the second gateway.
 19. A non-transitory computer readable medium storing: a first set of computer readable instructions for execution by at least one processor of a subsystem for acting as a work accelerator to a host system; and a second set of computer readable instructions for execution by at least one processor of a gateway for interfacing the subsystem with the host system, wherein the first set of computer readable instructions and the second set of computer readable instructions are configured to, when executed, cause a method to be performed, the method comprising: at the subsystem: i) during a compute phase of the subsystem, processing data provided by the host system and ii) during an exchange phase of the subsystem, exchanging data with the gateway, wherein the exchange phase is separated from the compute phase by a barrier synchronisation indicated in the first set of computer readable instructions executed by the subsystem; and receiving at the gateway, data provided by the host system for transfer to the subsystem during the exchange phase; following receipt of the data at the gateway, and in advance of the barrier synchronisation, performing data preparation processing on the data to produce a first set of prepared data; and making said first set of prepared data available to be transferred to the subsystem during the exchange phase, which follows the barrier synchronisation; wherein the gateway comprises a gateway interface for connection to a second gateway, and wherein the method further comprises: processing the one or more batches of data to produce a plurality of sets of data; applying data preparation operations to at least some of the plurality of sets of data with different settings applied for different ones of the plurality of sets of data to produce a plurality of sets of prepared data, the plurality of sets of prepared data including the first set of prepared data and a second set of prepared data; and transferring the second set of prepared data to the second gateway. 